EMIL-YORKU / SensSeqLinks
A mixed-signal system on chip for nanopore-based DNA sequencing
☆37Updated 3 years ago
Alternatives and similar repositories for SensSeq
Users that are interested in SensSeq are comparing it to the libraries listed below
Sorting:
- SAR ADC on tiny tapeout☆43Updated 10 months ago
- ☆38Updated 2 years ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆61Updated 3 months ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 8 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆35Updated 5 months ago
- A current mode buck converter on the SKY130 PDK☆34Updated 4 years ago
- ☆30Updated 4 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 4 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆38Updated 4 years ago
- An open source PDK using TIGFET 10nm devices.☆54Updated 2 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆10Updated 6 months ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- Flip flop setup, hold & metastability explorer tool☆51Updated 3 years ago
- Skywaters 130nm Klayout PDK☆28Updated 10 months ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆74Updated last week
- ☆57Updated 4 months ago
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- An example of analogue design using open source IC design tools☆29Updated 4 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆117Updated 4 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆144Updated 2 years ago
- Drawio => VHDL and Verilog☆61Updated 2 years ago
- Efabless mpw7 submission☆13Updated last year
- This repository is for (pre-)release versions of the Revolution EDA.☆53Updated this week
- Fabric generator and CAD tools graphical frontend☆17Updated 3 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆108Updated 2 weeks ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated this week