A mixed-signal system on chip for nanopore-based DNA sequencing
☆35Nov 30, 2022Updated 3 years ago
Alternatives and similar repositories for SensSeq
Users that are interested in SensSeq are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆38Dec 29, 2022Updated 3 years ago
- IO and periphery cells for the GF180MCU provided by GlobalFoundries.☆14Dec 3, 2022Updated 3 years ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆53Jul 21, 2022Updated 4 years ago
- ☆20Dec 23, 2020Updated 5 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆38Apr 9, 2026Updated 4 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- Primitives for GF180MCU provided by GlobalFoundries.☆58Aug 28, 2023Updated 3 years ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆44Aug 8, 2026Updated 3 weeks ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Sep 26, 2024Updated last year
- ☆95Jan 15, 2025Updated last year
- Skywaters 130nm Klayout PDK☆37Jan 29, 2025Updated last year
- An open-source 555 timer☆28Aug 27, 2024Updated 2 years ago
- A version of the HDMI2USB firmware based around the misoc+migen tools produced by m-labs.☆15Aug 4, 2019Updated 7 years ago
- Repository of files associated with the webinar on analog layout using magic and klayout with Matt Venn.☆17Apr 13, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆18Aug 25, 2026Updated last week
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆15Jan 15, 2024Updated 2 years ago
- Hardware Agent☆32Updated this week
- 12 bit SAR ADC for TinyTapeout 7☆15May 30, 2024Updated 2 years ago
- Skywater 130nm Klayout Device Generators PDK☆30Jul 12, 2024Updated 2 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆353Oct 22, 2025Updated 10 months ago
- Raw data collected about the SKY130 process technology.☆64May 7, 2023Updated 3 years ago
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 3 years ago
- Hdl21 Schematics☆17Jan 24, 2024Updated 2 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆59Sep 30, 2023Updated 2 years ago
- Our project involves the design of an 8-bit microprocessor data-path including 8-byte dual port memory, ALU and barrel shifter using CMOS…☆15Jan 2, 2021Updated 5 years ago
- A tiny 1.3 GHz FET Probe☆35Jul 30, 2022Updated 4 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆236Updated this week
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆19Jun 25, 2026Updated 2 months ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- Bitstream relocation and manipulation tool.☆56Feb 20, 2026Updated 6 months ago
- Completed LDO Design for Skywaters 130nm☆21Feb 16, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆29Dec 1, 2022Updated 3 years ago
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆13Aug 12, 2020Updated 6 years ago
- Interchange formats for chip design.☆40Feb 15, 2026Updated 6 months ago
- MOSIS MPW Test Data and SPICE Models Collections☆42Apr 2, 2020Updated 6 years ago
- Playground for VGA projects on Tiny Tapeout☆80Aug 26, 2026Updated last week
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆13Jul 8, 2019Updated 7 years ago
- Little cpu in verilog.☆12Updated this week