EMIL-YORKU / SensSeqView external linksLinks
A mixed-signal system on chip for nanopore-based DNA sequencing
☆36Nov 30, 2022Updated 3 years ago
Alternatives and similar repositories for SensSeq
Users that are interested in SensSeq are comparing it to the libraries listed below
Sorting:
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated last month
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Sep 26, 2024Updated last year
- An open-source 555 timer☆23Aug 27, 2024Updated last year
- ☆38Dec 29, 2022Updated 3 years ago
- ☆14Mar 26, 2025Updated 10 months ago
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆13Aug 12, 2020Updated 5 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- Bitstream relocation and manipulation tool.☆51Nov 29, 2022Updated 3 years ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆51Jul 21, 2022Updated 3 years ago
- Summer School Week 1 & 2 repo☆11Jul 1, 2022Updated 3 years ago
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆14Jan 15, 2024Updated 2 years ago
- IO and periphery cells for the GF180MCU provided by GlobalFoundries.☆14Dec 3, 2022Updated 3 years ago
- FreeRTOS for PULP☆16Jul 24, 2023Updated 2 years ago
- 12 bit SAR ADC for TinyTapeout 7☆14May 30, 2024Updated last year
- Skywater 130nm Klayout Device Generators PDK☆30Jul 12, 2024Updated last year
- Skywaters 130nm Klayout PDK☆33Jan 29, 2025Updated last year
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆19Sep 19, 2023Updated 2 years ago
- A version of the HDMI2USB firmware based around the misoc+migen tools produced by m-labs.☆15Aug 4, 2019Updated 6 years ago
- ERASynth Micro Documentation☆15Nov 21, 2019Updated 6 years ago
- A package to run real time analysis of nanopore methylation data.☆20Jan 27, 2026Updated 2 weeks ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆14Updated this week
- ☆10Nov 2, 2023Updated 2 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆313Oct 22, 2025Updated 3 months ago
- Time to Digital Converter (TDC)☆36Dec 27, 2020Updated 5 years ago
- Hdl21 Schematics☆17Jan 24, 2024Updated 2 years ago
- ☆56Sep 30, 2023Updated 2 years ago
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 2 years ago
- Primitives for GF180MCU provided by GlobalFoundries.☆56Aug 28, 2023Updated 2 years ago
- Raw data collected about the SKY130 process technology.☆61May 7, 2023Updated 2 years ago
- Interchange formats for chip design.☆36Feb 3, 2026Updated last week
- A Python library that reads LEF and DEF files, extract the RC parasitics and generate their corresponding SPEF file.☆17Sep 23, 2020Updated 5 years ago
- RV64IMAC modelling using System Verilog HDL☆23Aug 10, 2024Updated last year
- Repository of files associated with the webinar on analog layout using magic and klayout with Matt Venn.☆16Apr 13, 2023Updated 2 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆13Updated this week
- UNSUPPORTED INTERNAL toolchain builds☆47Feb 4, 2026Updated last week
- A tiny 1.3 GHz FET Probe☆34Jul 30, 2022Updated 3 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Jan 30, 2023Updated 3 years ago