lawrie / tiny_ram_socLinks
Picorv32 SoC that uses only BRAM, not flash memory
☆13Updated 6 years ago
Alternatives and similar repositories for tiny_ram_soc
Users that are interested in tiny_ram_soc are comparing it to the libraries listed below
Sorting:
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- ☆10Updated 6 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 5 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆28Updated 5 years ago
- ☆26Updated 5 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- HDMI Expansion Modules compatible with the Pmod standard☆11Updated 7 years ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Simplified environment for litex☆14Updated 4 years ago
- crap-o-scope scope implementation for icestick☆20Updated 7 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- Cross compile FPGA tools☆21Updated 4 years ago
- Use ECP5 JTAG port to interact with user design☆30Updated 3 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated last week
- DVI video out example for prjtrellis☆16Updated 6 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆23Updated this week
- Retro computing on the Ulx3s ECP5 FPGA board☆24Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 4 months ago
- A cheap iCE40 development board, designed on and for Raspberry Pi☆29Updated 6 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆20Updated last year
- Small footprint and configurable Inter-Chip communication cores☆60Updated last week
- A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.☆23Updated 4 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 5 years ago