lawrie / tiny_ram_soc
Picorv32 SoC that uses only BRAM, not flash memory
☆12Updated 6 years ago
Alternatives and similar repositories for tiny_ram_soc:
Users that are interested in tiny_ram_soc are comparing it to the libraries listed below
- Simplified environment for litex☆14Updated 4 years ago
- Mini CPU design with JTAG UART support☆19Updated 3 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- nMigen examples for the ULX3S board☆16Updated 4 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 5 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- DVI video out example for prjtrellis☆16Updated 6 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- crap-o-scope scope implementation for icestick☆20Updated 6 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- Small footprint and configurable Inter-Chip communication cores☆56Updated 3 weeks ago
- ☆10Updated 6 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- Cross compile FPGA tools☆22Updated 4 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 4 years ago
- Programmable multichannel ADPCM decoder for FPGA☆23Updated 4 years ago
- Bit streams forthe Ulx3s ECP5 device☆16Updated last year
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- PLEASE MOVE TO PAWSv2☆17Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- CRUVI Standard Specifications☆17Updated 10 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆24Updated last month
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆18Updated last year
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆22Updated 4 months ago