lawrie / tiny_ram_socLinks
Picorv32 SoC that uses only BRAM, not flash memory
☆13Updated 6 years ago
Alternatives and similar repositories for tiny_ram_soc
Users that are interested in tiny_ram_soc are comparing it to the libraries listed below
Sorting:
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- Simplified environment for litex☆14Updated 4 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 5 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- crap-o-scope scope implementation for icestick☆20Updated 7 years ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Cross compile FPGA tools☆21Updated 4 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 4 years ago
- Use ECP5 JTAG port to interact with user design☆29Updated 3 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆11Updated 7 years ago
- ☆10Updated 6 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆27Updated 5 years ago
- Misc open FPGA flow examples☆8Updated 5 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 5 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆22Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 11 months ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- Programmable multichannel ADPCM decoder for FPGA☆23Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆59Updated 3 weeks ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- DVI video out example for prjtrellis☆16Updated 6 years ago