lawrie / tiny_ram_socLinks
Picorv32 SoC that uses only BRAM, not flash memory
☆13Updated 6 years ago
Alternatives and similar repositories for tiny_ram_soc
Users that are interested in tiny_ram_soc are comparing it to the libraries listed below
Sorting:
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- ☆10Updated 6 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- Simplified environment for litex☆14Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- crap-o-scope scope implementation for icestick☆20Updated 7 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆11Updated 7 years ago
- DVI video out example for prjtrellis☆16Updated 6 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 5 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated last week
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- Cross compile FPGA tools☆21Updated 4 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- Utilities for the ECP5 FPGA☆18Updated 4 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆22Updated last month
- A configurable USB 2.0 device core☆31Updated 5 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated last month
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 2 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆20Updated last year
- Miscellaneous ULX3S examples (advanced)☆78Updated last month
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆30Updated 2 years ago