Picorv32 SoC that uses only BRAM, not flash memory
☆13Nov 27, 2018Updated 7 years ago
Alternatives and similar repositories for tiny_ram_soc
Users that are interested in tiny_ram_soc are comparing it to the libraries listed below
Sorting:
- HiLoTOF -- Hardware-in-the-Loop Test framework for Open FPGAs☆13Feb 9, 2019Updated 7 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- A padring generator for ASICs☆25May 17, 2023Updated 2 years ago
- ☆10Nov 6, 2018Updated 7 years ago
- Hardware design for modular CNC controller☆15May 13, 2025Updated 9 months ago
- PCB layout for my cheap FPGA HDMI experimenting board☆10Aug 21, 2014Updated 11 years ago
- My Modular Z80 Homebrew Computer☆12Jan 17, 2026Updated last month
- GSI Timing Gateware and Tools☆14Feb 25, 2026Updated last week
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12May 7, 2020Updated 5 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆11Apr 5, 2018Updated 7 years ago
- FPGA state machine for minimalistic USB HID device hosting☆15Aug 27, 2022Updated 3 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- Opensource building blocks for TinyFPGA microcontrollers and retro computers.☆17Sep 29, 2017Updated 8 years ago
- MicroPython - legacy branch contain old experiments, and experimental for new work☆33Sep 6, 2021Updated 4 years ago
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- FPGA Development toolset☆20Jun 15, 2017Updated 8 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆27Sep 1, 2021Updated 4 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Aug 23, 2019Updated 6 years ago
- Firmware for the STM32 Game Boy flash cart☆37Jan 3, 2020Updated 6 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆18Oct 23, 2019Updated 6 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 4 years ago
- Exploration of alternative hardware description languages☆28Mar 9, 2018Updated 7 years ago
- CAN-bus Controller with AXI4-lite Interface☆16Mar 4, 2025Updated last year
- zynqmp_cam_isp_demo linux软件项目☆22Dec 18, 2022Updated 3 years ago
- SRAM☆22Sep 6, 2020Updated 5 years ago
- Example code in Verilog for the Blackice II FPGA☆30Sep 8, 2019Updated 6 years ago
- A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games☆23Nov 15, 2018Updated 7 years ago
- DVI to LVDS Verilog converter☆25Sep 3, 2016Updated 9 years ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Oct 13, 2022Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Feb 20, 2026Updated 2 weeks ago
- riocore☆72Updated this week
- Homebrew game for homebrew FPGA game console☆50Nov 21, 2020Updated 5 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆39Feb 18, 2024Updated 2 years ago
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 5 years ago
- ☆30Apr 1, 2017Updated 8 years ago