Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
☆10Feb 27, 2023Updated 3 years ago
Alternatives and similar repositories for ibex
Users that are interested in ibex are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆20Apr 23, 2026Updated last month
- Mirror of the now discontinued ORCA RISC-V processor from VectorBlox.☆11Feb 11, 2020Updated 6 years ago
- ☆16Jan 1, 2023Updated 3 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- ☆12Aug 19, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This repo contain the PY-UVM Framework for different RISC-V Cores☆33Sep 16, 2023Updated 2 years ago
- Video Effects on VGA☆15Jan 7, 2019Updated 7 years ago
- ☆14Nov 8, 2023Updated 2 years ago
- A vector graphics renderer for bgfx, based on ideas from NanoVG and ImDrawList (Dear ImGUI)☆11May 19, 2026Updated last week
- This projects contains Veriolg code and timing analysis of a asynchronous FIFO. The README.md document is maintained, which explains ever…☆39Jul 29, 2024Updated last year
- Toy RISC-V emulator☆15Oct 10, 2017Updated 8 years ago
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated last year
- ☆12Feb 16, 2019Updated 7 years ago
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- TM1637 C library for STM8 MCUs☆11Jun 4, 2018Updated 7 years ago
- Demo of simulating kicad schematics in spice☆13Apr 30, 2015Updated 11 years ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆16May 22, 2026Updated last week
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Updated this week
- ☆13Feb 8, 2021Updated 5 years ago
- LibVMI in MiniOS☆12May 22, 2021Updated 5 years ago
- The Milkymist GUI toolkit (Genode FX based), because X11 sucks!☆14Jul 12, 2011Updated 14 years ago
- Wiki lives in here☆12Jun 11, 2020Updated 5 years ago
- ☀️ CUDA Path Tracer☆12Nov 26, 2023Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Comparing Different Stochastic Gradien Descent implementations in Haskell against Python☆10Jul 25, 2016Updated 9 years ago
- Direct Access Memory for MPSoC☆13May 20, 2026Updated last week
- A library of VHDL components for Neural Networks☆21Sep 23, 2021Updated 4 years ago
- An assemble-it-yourself computer project board using a TinyFPGA B2 module at its heart.☆15Jan 10, 2018Updated 8 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13May 20, 2026Updated last week
- RISC-V Processor Tracing tools and library☆16Mar 17, 2024Updated 2 years ago
- Opensource building blocks for TinyFPGA microcontrollers and retro computers.☆18Sep 29, 2017Updated 8 years ago
- ☀️ C Path Tracer☆10Nov 26, 2023Updated 2 years ago
- RISC-V Functional ISA Simulator☆20Mar 16, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- LLVM trunk with poolalloc trunk modified to compile only DSA☆12Jul 9, 2015Updated 10 years ago
- Many peripherals in Verilog ready to use☆41Dec 29, 2024Updated last year
- engine used in some nesnausk! demos☆22Oct 4, 2011Updated 14 years ago
- ☆41Mar 5, 2024Updated 2 years ago
- OSKM 开源知识地图 Knowledge Map of Open Source☆10Oct 10, 2023Updated 2 years ago
- ☆18Dec 21, 2020Updated 5 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆12Apr 28, 2026Updated last month