juliancoy / openStreamHDLLinks
VHDL Code for infrastructural blocks (designed for FPGA)
☆15Updated 2 years ago
Alternatives and similar repositories for openStreamHDL
Users that are interested in openStreamHDL are comparing it to the libraries listed below
Sorting:
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Repository containing the DSP gateware cores☆13Updated 8 months ago
- VHDL dependency analyzer☆23Updated 5 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Updated 3 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆12Updated 2 years ago
- Library of reusable VHDL components☆28Updated last year
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- Atom Hardware IDE☆13Updated 4 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆30Updated 4 months ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆21Updated last week
- ☆20Updated 2 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- GUI editor for hardware description designs☆28Updated last year
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated 2 months ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆26Updated 3 months ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆11Updated this week
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- Co-simulation and behavioural verification with VHDL, C/C++ and Python/m☆13Updated last week
- Trying to verify Verilog/VHDL designs with formal methods and tools☆41Updated last year
- a project to check the FOSS synthesizers against vendors EDA tools☆12Updated 4 years ago
- VHDL plugin for RgGen☆12Updated this week
- Wishbone interconnect utilities☆41Updated 3 months ago
- An open-source VHDL library for FPGA design.☆31Updated 3 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 3 weeks ago