VHDL Code for infrastructural blocks (designed for FPGA)
☆15Oct 26, 2022Updated 4 years ago
Alternatives and similar repositories for openStreamHDL
Users that are interested in openStreamHDL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- A little tutorial on how to use UVVM (Universal VHDL Verification Methodology).☆12Oct 13, 2021Updated 5 years ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆71Jul 29, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VHDLproc is a VHDL preprocessor☆25May 12, 2022Updated 4 years ago
- Standard and Curated cores, tested and working.☆12Dec 29, 2022Updated 3 years ago
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆37Sep 5, 2021Updated 5 years ago
- Hardware Description Language Translator☆19Oct 20, 2026Updated last week
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 6 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Sep 1, 2026Updated 2 months ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 4 years ago
- VHDL related news.☆27Updated this week
- VHDL dependency analyzer☆25Mar 10, 2020Updated 6 years ago
- cocotb code library☆13Dec 28, 2020Updated 5 years ago
- VHDL for an FPGA based MIDI music synthesizer☆11Sep 11, 2012Updated 14 years ago
- Synthesizable FIR filters in VHDL☆16Jul 19, 2019Updated 7 years ago
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 3 years ago
- cryptography ip-cores in vhdl / verilog☆43Feb 20, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆18Sep 16, 2020Updated 6 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆80Jul 14, 2026Updated 3 months ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- Virtual development board for HDL design☆44Mar 31, 2023Updated 3 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆39Aug 12, 2026Updated 2 months ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆29Sep 9, 2026Updated last month
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆49Feb 12, 2026Updated 8 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A few tools for doing video processing on the Zybo FPGA board using VHDL☆11Jun 6, 2017Updated 9 years ago
- Lightweight UART core in VHDL☆14Jan 18, 2025Updated last year
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆194Mar 10, 2024Updated 2 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆57Dec 6, 2023Updated 2 years ago
- A high throughput FFT implementation☆21Jan 17, 2022Updated 4 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago