juliancoy / openStreamHDL
VHDL Code for infrastructural blocks (designed for FPGA)
☆14Updated 2 years ago
Alternatives and similar repositories for openStreamHDL:
Users that are interested in openStreamHDL are comparing it to the libraries listed below
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Updated 3 years ago
- Atom Hardware IDE☆13Updated 3 years ago
- Examples and design pattern for VHDL verification☆15Updated 8 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆12Updated 2 years ago
- Repository containing the DSP gateware cores☆12Updated 6 months ago
- GUI editor for hardware description designs☆28Updated last year
- USB virtual model in C++ for Verilog☆29Updated 5 months ago
- VHDL dependency analyzer☆23Updated 5 years ago
- cryptography ip-cores in vhdl / verilog☆40Updated 4 years ago
- Library of reusable VHDL components☆28Updated last year
- Interfacing VHDL and foreign languages with VUnit☆14Updated 5 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Updated last year
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- Harmon Instruments FIFO to PCI Express interface☆11Updated 4 years ago
- A padring generator for ASICs☆25Updated last year
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated this week
- VHDLproc is a VHDL preprocessor☆24Updated 2 years ago
- sample VCD files☆36Updated last year
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated this week
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- Co-simulation and behavioural verification with VHDL, C/C++ and Python/m☆13Updated last week
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Small footprint and configurable HyperBus core☆11Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆32Updated 2 weeks ago
- Adder in VHDL to test the digital flow using ghdl and GTKwave (front-end) and openlane (back-end). Translated from the original https://g…☆11Updated 3 years ago
- Virtual development board for HDL design☆41Updated 2 years ago