juliancoy / openStreamHDL
VHDL Code for infrastructural blocks (designed for FPGA)
☆15Updated 2 years ago
Alternatives and similar repositories for openStreamHDL:
Users that are interested in openStreamHDL are comparing it to the libraries listed below
- Atom Hardware IDE☆13Updated 3 years ago
- Repository containing the DSP gateware cores☆12Updated 7 months ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- VHDL dependency analyzer☆23Updated 5 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated 3 weeks ago
- GUI editor for hardware description designs☆28Updated last year
- Library of reusable VHDL components☆28Updated last year
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Updated 3 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- cryptography ip-cores in vhdl / verilog☆40Updated 4 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆12Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated 2 months ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆11Updated last week
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- ☆20Updated 2 years ago
- A padring generator for ASICs☆25Updated last year
- Virtual development board for HDL design☆42Updated 2 years ago
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆17Updated 12 years ago
- IP Core Library - Published and maintained by the Open Source VHDL Group☆10Updated 2 weeks ago
- USB virtual model in C++ for Verilog☆29Updated 6 months ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 5 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- Interfacing VHDL and foreign languages with VUnit☆14Updated 5 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated 3 weeks ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 3 months ago
- Harmon Instruments FIFO to PCI Express interface☆11Updated 4 years ago