twj42 / PanoLogicG2_ReverseEngineeringLinks
A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client
☆34Updated 7 years ago
Alternatives and similar repositories for PanoLogicG2_ReverseEngineering
Users that are interested in PanoLogicG2_ReverseEngineering are comparing it to the libraries listed below
Sorting:
- Flashing Pano Logic thin clients without a programmer☆42Updated 3 years ago
- PanoLogic Zero Client G1 reverse engineering info☆75Updated last year
- Constraints file and Verilog demo code for the Pano Logic Zero Client G2☆17Updated 7 years ago
- Pano Logic G2 Reverse Engineering Project☆146Updated 4 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 3 years ago
- LED blink example design for the Arrow DECA FPGA board☆15Updated 4 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- ice40 USB Analyzer☆57Updated 5 years ago
- An FPGA/PCI Device Reference Platform☆31Updated 5 years ago
- Retro Z80 computer for the Pano Logic Thin Client☆46Updated 3 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆33Updated 4 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆28Updated 2 years ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- Software, Firmware and documentation for the myStorm BlackIce-II board☆71Updated 5 years ago
- MicroPython - legacy branch contain old experiments, and experimental for new work☆33Updated 4 years ago
- RGB video input for Altera DE1 board + PAL Modulator☆27Updated 2 years ago
- Port of Brian Bennet's NES Emulator for the second generation Panologic thin client☆13Updated 3 years ago
- Reverse Engineering of the Cisco HWIC-3G-CDMA PCB☆43Updated last year
- Miscellaneous ULX3S examples (advanced)☆81Updated 6 months ago
- Propeller 1 design and example files to be run on FPGA boards.☆22Updated 6 years ago
- USB Full-Speed core written in migen/LiteX☆43Updated 6 years ago
- Quickstart binaries for flashing ULX3S to factory-default state☆26Updated 3 years ago
- mystorm sram test☆29Updated 8 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆58Updated 2 years ago
- DVI PMOD adapter (HDMI connector)☆31Updated 4 years ago
- A highly-configurable and compact variant of the ZPU processor core☆36Updated 10 years ago
- Documenting the Microchip (Atmel) ATF15xx CPLD fuse maps and programming algorithms☆59Updated 6 months ago
- ice40 UltraPlus demos☆23Updated 5 years ago
- WIP open source tooling for the XC9500 / XC9500XL series of CPLDs from Xilinx.☆11Updated 4 years ago
- FPGA ULX2/3 JTAG programmer☆41Updated 3 years ago