twj42 / PanoLogicG2_ReverseEngineeringLinks
A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client
☆34Updated 6 years ago
Alternatives and similar repositories for PanoLogicG2_ReverseEngineering
Users that are interested in PanoLogicG2_ReverseEngineering are comparing it to the libraries listed below
Sorting:
- Flashing Pano Logic thin clients without a programmer☆42Updated 3 years ago
- Constraints file and Verilog demo code for the Pano Logic Zero Client G2☆17Updated 6 years ago
- PanoLogic Zero Client G1 reverse engineering info☆75Updated last year
- VGA-compatible text mode functionality☆17Updated 5 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆27Updated 2 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆32Updated 4 years ago
- Mostly AVR compatible FPGA soft-core☆28Updated 4 years ago
- ice40 USB Analyzer☆57Updated 5 years ago
- An FPGA/PCI Device Reference Platform☆31Updated 4 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC