Alternatives and similar repositories for PanoLogicG2_ReverseEngineering:

Users that are interested in PanoLogicG2_ReverseEngineering are comparing it to the libraries listed below

• skiphansen / pano_progfpga
  Flashing Pano Logic thin clients without a programmer
  ☆40Updated 2 years ago
• enjoy-digital / litex_rp2040_pmod_test
  Test of a RP2040 PMOD attached to a LiteX SoC.
  ☆25Updated last year
• skiphansen / panog2_nes
  Port of Brian Bennet's NES Emulator for the second generation Panologic thin client
  ☆12Updated 2 years ago
• cyrozap / Pano-Logic-Zero-Client-G2-FPGA-Demo
  Constraints file and Verilog demo code for the Pano Logic Zero Client G2
  ☆17Updated 6 years ago
• mattvenn / understanding-tinyfpga-bootloader
  understanding the tinyfpga bootloader
  ☆24Updated 6 years ago
• skiphansen / panog2_linux
  Prebuilt images for Linux for the Pano Logic G2
  ☆13Updated last year
• GuzTech / shdl6800
  shdl6800: A 6800 processor written in SpinalHDL
  ☆26Updated 5 years ago
• skiphansen / pano_z80
  Retro Z80 computer for the Pano Logic Thin Client
  ☆46Updated 2 years ago
• ironsteel / nes_ecp5
  NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board
  ☆37Updated 2 years ago
• tinyfpga / TinyUSB
  USB Full-Speed core written in migen/LiteX
  ☆41Updated 5 years ago
• esden / summon-fpga-tools
  A simple script to build open-source FPGA tools.
  ☆15Updated 4 years ago
• defparam / PCI2Nano-PCB
  An FPGA/PCI Device Reference Platform
  ☆28Updated 4 years ago
• hdl-util / vga-text-mode
  VGA-compatible text mode functionality
  ☆15Updated 4 years ago
• rob-ng15 / Silice-Playground
  Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice
  ☆35Updated last year
• smunaut / iua
  ice40 USB Analyzer
  ☆57Updated 4 years ago
• tomverbeure / panologic
  PanoLogic Zero Client G1 reverse engineering info
  ☆72Updated 9 months ago
• Wren6991 / DVI-PMOD
  DVI PMOD adapter (HDMI connector)
  ☆28Updated 3 years ago
• quartiq / bscan_spi_bitstreams
  FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.
  ☆53Updated last year
• kazkojima / colorlight-i5-tips
  Tiny tips for Colorlight i5 FPGA board
  ☆56Updated 3 years ago
• abnoname / iceZ0mb1e
  FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC
  ☆58Updated last year
• lawrie / ulx3s_retro
  Retro computing on the Ulx3s ECP5 FPGA board
  ☆24Updated 2 years ago
• GuzTech / ulx3s-nmigen-examples
  nMigen examples for the ULX3S board
  ☆16Updated 4 years ago
• emard / ulx3s-bin
  Quickstart binaries for flashing ULX3S to factory-default state
  ☆25Updated 2 years ago
• gtjennings1 / HyperBUS
  A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs
  ☆60Updated 6 years ago
• robinsonb5 / ZPUFlex
  A highly-configurable and compact variant of the ZPU processor core
  ☆34Updated 9 years ago
• esden / icekeeb
  iCEBreaker FPGA Keyboard Gateware and Firmware.
  ☆18Updated 2 years ago
• Speccery / icy99
  TI-99/4A FPGA implementation for the Icestorm toolchain
  ☆15Updated 2 weeks ago
• dnotq / sdram
  Simple fixed-cycle SDRAM Controller
  ☆25Updated 5 years ago
• Wren6991 / SmolDVI
  Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs
  ☆30Updated 3 years ago
• blackmesalabs / hyperram
  Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC
  ☆84Updated 6 years ago