jck / riscv
☆19Updated last year
Alternatives and similar repositories for riscv:
Users that are interested in riscv are comparing it to the libraries listed below
- Generic Logic Interfacing Project☆45Updated 4 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Yet Another RISC-V Implementation☆90Updated 6 months ago
- ☆22Updated last year
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated 2 weeks ago
- SoftCPU/SoC engine-V☆54Updated last week
- Extensible FPGA control platform☆59Updated last year
- Mutation Cover with Yosys (MCY)☆80Updated 2 weeks ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆40Updated last year
- A collection of MyHDL cores and tools for complex digital circuit design☆86Updated 6 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆53Updated this week
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- Xilinx Unisim Library in Verilog☆75Updated 4 years ago
- Hamming ECC Encoder and Decoder to protect memories☆31Updated 2 months ago
- a playground for xilinx zynq fpga experiments☆48Updated 6 years ago
- CMod-S6 SoC☆40Updated 7 years ago
- VHDL PCIe Transceiver☆28Updated 4 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated 11 months ago
- Small footprint and configurable Inter-Chip communication cores☆56Updated last month
- Facilitates building open source tools for working with hardware description languages (HDLs)☆63Updated 5 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆30Updated 4 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 4 years ago
- Wishbone interconnect utilities☆39Updated last month
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆23Updated 2 weeks ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- ☆33Updated 2 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆68Updated 2 years ago