Alternatives and similar repositories for abicop

Users that are interested in abicop are comparing it to the libraries listed below

• riscvarchive / riscv-lld
  RISC-V port of LLVM Linker
  ☆24Updated 6 years ago
• SRI-CSL / l3riscv
  An executable specification of the RISCV ISA in L3.
  ☆42Updated 6 years ago
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆49Updated 8 years ago
• TUD-OS / NUL
  NOVA userland
  ☆48Updated 11 years ago
• embecosm / gso2
  GNU Superoptimizer Version 2
  ☆26Updated 4 years ago
• SiliconSemantics / firrtlator
  firrtlator is a FIRRTL C++ library
  ☆21Updated 8 years ago
• kusma / tegra-re
  Reverse Engineering of NVIDIA's Tegra driver for Linux
  ☆35Updated 7 years ago
• frdwarf / dwarf-assembly
  ☆19Updated 5 years ago
• TUD-OS / NRE
  NOVA runtime environment (official branch)
  ☆34Updated 3 years ago
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 4 years ago
• pmachata / dwgrep
  a tool for querying Dwarf (debuginfo) graphs
  ☆55Updated last year
• Jonathan2251 / lbt
  Develop toolchain based on llvm to for Cpu0 processor
  ☆46Updated 3 weeks ago
• allvm / allvm-tools
  ALLVM Tools
  ☆56Updated 3 years ago
• blitz / kernel_entry_benchmark
  Microbenchmarks for x86_64 kernel entry methods
  ☆18Updated 3 years ago
• esjeon / musl-clang
  A clang wrapper for musl C library. Pretty hacky, I know.
  ☆34Updated 10 years ago
• dcdelia / tinyvm
  A simple VM to play with OSR in LLVM
  ☆14Updated 8 years ago
• chipy-hdl / chipy
  chipy hdl
  ☆17Updated 7 years ago
• acjf3 / l3mips
  L3 based MIPS specification and emulator
  ☆15Updated 3 years ago
• gergo- / ldrgen
  Liveness-driven random C code generator
  ☆41Updated 11 months ago
• riscvarchive / riscv-clang
  ☆27Updated 6 years ago
• mc-imperial / shader-compiler-bugs
  A collection of shader compiler bugs.
  ☆49Updated 7 years ago
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆80Updated this week
• Arcterus / lejit
  A simple JIT library in Rust
  ☆19Updated 10 years ago
• ARM-software / asl-interpreter
  Example implementation of Arm's Architecture Specification Language (ASL)
  ☆117Updated 5 years ago
• TUD-OS / seoul
  A x86 Virtual Machine Monitor including device modules and instruction emulator. Standalone version of the Vancouver VMM.
  ☆44Updated 3 years ago
• llvm-mirror / dragonegg
  Mirror kept for legacy. Moved to https://github.com/llvm/llvm-project
  ☆25Updated 6 years ago
• tvanas / r-vex
  A reconfigurable and extensible VLIW processor implemented in VHDL
  ☆33Updated 10 years ago
• michaeljclark / riscv-meta
  RISC-V Instruction Set Metadata
  ☆41Updated 6 years ago
• cornell-brg / pydgin
  A (Py)thon (D)SL for (G)enerating (In)struction set simulators.
  ☆165Updated 7 years ago
• inducer / pycparserext
  Extensions for Eli Bendersky's pycparser
  ☆85Updated 6 months ago