lowRISC / abicop

Related projects ⓘ

Alternatives and complementary repositories for abicop

• SRI-CSL / l3riscv
  An executable specification of the RISCV ISA in L3.
  ☆41Updated 5 years ago
• riscvarchive / riscv-lld
  RISC-V port of LLVM Linker
  ☆24Updated 6 years ago
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆46Updated 7 years ago
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆25Updated 4 years ago
• SiliconSemantics / firrtlator
  firrtlator is a FIRRTL C++ library
  ☆21Updated 7 years ago
• cliffordwolf / bextdep
  Reference Hardware Implementations of Bit Extract/Deposit Instructions
  ☆23Updated 7 years ago
• chipy-hdl / chipy
  chipy hdl
  ☆17Updated 6 years ago
• pkhuong / barrierd
  Safely privileged daemon to let userspace wait on global barriers with low, constant overhead
  ☆16Updated 5 years ago
• TUD-OS / NUL
  NOVA userland
  ☆48Updated 10 years ago
• riscvarchive / riscv-poky
  Port of the Yocto Project to the RISC-V ISA
  ☆62Updated 5 years ago
• lowRISC / lowrisc-fpga
  Untethered (stand-alone) FPGA implementation of the lowRISC SoC
  ☆54Updated 5 years ago
• esjeon / musl-clang
  A clang wrapper for musl C library. Pretty hacky, I know.
  ☆34Updated 9 years ago
• signalspec / signalspec
  Language for composable analysis and generation of digital, analog, and RF signals
  ☆53Updated last month
• cliffordwolf / xbitmanip
  RISC-V XBitmanip Extension
  ☆27Updated 5 years ago
• swetland / gateware
  A collection of little open source FPGA hobby projects
  ☆46Updated 4 years ago
• allvm / allvm-tools
  ALLVM Tools
  ☆55Updated 2 years ago
• XVilka / cparse
  Parser of C-syntax data definitions, C-syntax function definitions
  ☆20Updated 12 years ago
• tomahawkins / verilog
  A Verilog parser for Haskell.
  ☆33Updated 3 years ago
• acjf3 / l3mips
  L3 based MIPS specification and emulator
  ☆15Updated 3 years ago
• andreiw / ppc64le_hello
  ``Hello World'' for a Little-Endian OpenPower world (freestanding)
  ☆18Updated 8 years ago
• openrisc / llvm-or1k
  LLVM backend for OpenRISC 1000
  ☆26Updated 6 years ago
• ArchC / ArchC
  A powerful and modern open-source architecture description language.
  ☆40Updated 7 years ago
• ucb-bar / zscale
  Z-scale Microarchitectural Implementation of RV32 ISA
  ☆54Updated 7 years ago
• stephank / rvsim
  A RISC-V simulator implementing RV32G[C].
  ☆34Updated last year
• rsnikhil / RISCV_ISA_Spec_Tour
  Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)
  ☆35Updated 3 years ago
• ktemkin-archive / bfstub
  Stub example hypervisor for AArch64 intended to allow other hypervisors to become resident later
  ☆20Updated 2 years ago
• KestrelComputer / S64X7
  64-bit MISC Architecture CPU
  ☆11Updated 7 years ago
• riscvarchive / ISA_Formal_Spec_Public_Review
  Locus site for Public Review of Several RISC-V ISA Formal Specs
  ☆73Updated 4 years ago
• SNSystems / dexter
  DExTer - Debug Experience Tester
  ☆33Updated 3 years ago
• atgreen / moxie-cores
  Moxie-compatible core repository
  ☆45Updated 10 months ago