Alternatives and similar repositories for abicop

Users that are interested in abicop are comparing it to the libraries listed below

• riscvarchive / riscv-lld
  RISC-V port of LLVM Linker
  ☆24Updated 7 years ago
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆50Updated 8 years ago
• SRI-CSL / l3riscv
  An executable specification of the RISCV ISA in L3.
  ☆42Updated 6 years ago
• TUD-OS / NRE
  NOVA runtime environment (official branch)
  ☆34Updated 4 years ago
• SiliconSemantics / firrtlator
  firrtlator is a FIRRTL C++ library
  ☆23Updated 8 years ago
• TUD-OS / NUL
  NOVA userland
  ☆48Updated 11 years ago
• lowRISC / lowrisc-fpga
  Untethered (stand-alone) FPGA implementation of the lowRISC SoC
  ☆56Updated 5 years ago
• openrisc / llvm-or1k
  LLVM backend for OpenRISC 1000
  ☆29Updated 7 years ago
• xiangzhai / dragonegg
  DragonEgg has been migrated to GCC 8 and LLVM 6 but also able to work for GCC 4.8 and LLVM 3.3
  ☆19Updated 6 years ago
• embecosm / gso2
  GNU Superoptimizer Version 2
  ☆26Updated 4 years ago
• cliffordwolf / bextdep
  Reference Hardware Implementations of Bit Extract/Deposit Instructions
  ☆25Updated 7 years ago
• ucb-bar / esp-llvm
  UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM
  ☆124Updated 4 years ago
• cornell-brg / pydgin
  A (Py)thon (D)SL for (G)enerating (In)struction set simulators.
  ☆166Updated 7 years ago
• riscvarchive / riscv-poky
  Port of the Yocto Project to the RISC-V ISA
  ☆62Updated 6 years ago
• draperlaboratory / llvm-cbe
  resurrected LLVM "C Backend", with improvements
  ☆129Updated 4 years ago
• llvm-mirror / dragonegg
  Mirror kept for legacy. Moved to https://github.com/llvm/llvm-project
  ☆25Updated 6 years ago
• signalspec / signalspec
  Language for composable analysis and generation of digital, analog, and RF signals
  ☆57Updated 6 months ago
• stephank / rvsim
  A RISC-V simulator implementing RV32G[C].
  ☆35Updated 2 years ago
• pmachata / dwgrep
  a tool for querying Dwarf (debuginfo) graphs
  ☆55Updated last year
• tvanas / r-vex
  A reconfigurable and extensible VLIW processor implemented in VHDL
  ☆34Updated 10 years ago
• Arcterus / lejit
  A simple JIT library in Rust
  ☆19Updated 10 years ago
• jbarczak / HAXWell
  Code which loads custom ISA on Intel Haswell GPUs
  ☆47Updated 9 years ago
• frdwarf / dwarf-assembly
  ☆19Updated 5 years ago
• jcbeyler / wasm-to-llvm-prototype
  s-expression → internal IR → LLVM IR
  ☆46Updated 9 years ago
• swetland / gateware
  A collection of little open source FPGA hobby projects
  ☆50Updated 5 years ago
• huonw / float
  Arbitrary precision floating point in Rust
  ☆19Updated 9 years ago
• riscv-non-isa / riscv-device-tree-doc
  RISC-V Specific Device Tree Documentation
  ☆42Updated last year
• HSAFoundation / HLC-HSAIL-Development-LLVM
  HSAIL LLVM Tree - Development has stopped on this branch This was a development branch
  ☆16Updated 9 years ago
• azonenberg / antikernel
  The Antikernel operating system project
  ☆122Updated 5 years ago
• codeplaysoftware / lldb-msp430
  Codeplay's tutorial LLDB-MSP430 - as presented at the 2016 EuroLLVM Developers' Meeting in Barcelona.
  ☆10Updated 9 years ago