Alternatives and similar repositories for abicop

Users that are interested in abicop are comparing it to the libraries listed below

• riscvarchive / riscv-lld
  RISC-V port of LLVM Linker
  ☆24Updated 7 years ago
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆50Updated 8 years ago
• TUD-OS / NUL
  NOVA userland
  ☆48Updated 12 years ago
• SRI-CSL / l3riscv
  An executable specification of the RISCV ISA in L3.
  ☆42Updated 6 years ago
• ucb-bar / esp-llvm
  UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM
  ☆121Updated 4 years ago
• lowRISC / lowrisc-fpga
  Untethered (stand-alone) FPGA implementation of the lowRISC SoC
  ☆55Updated 6 years ago
• Hoernchen / Epiphany
  the actual epiphany backend
  ☆20Updated 12 years ago
• TUD-OS / NRE
  NOVA runtime environment (official branch)
  ☆35Updated 4 years ago
• openrisc / llvm-or1k
  LLVM backend for OpenRISC 1000
  ☆29Updated 7 years ago
• JohnDRO / Golirev-IDE
  An online Verilog IDE based on YosysJS.
  ☆24Updated 10 years ago
• riscvarchive / riscv-poky
  Port of the Yocto Project to the RISC-V ISA
  ☆60Updated 7 years ago
• stephank / rvsim
  A RISC-V simulator implementing RV32G[C].
  ☆35Updated 3 years ago
• japaric-archived / posit
  A Rust implementation of the posit number system
  ☆33Updated 7 years ago
• draperlaboratory / llvm-cbe
  resurrected LLVM "C Backend", with improvements
  ☆132Updated 5 years ago
• riscv-non-isa / riscv-device-tree-doc
  RISC-V Specific Device Tree Documentation
  ☆42Updated last year
• cornell-brg / pydgin
  A (Py)thon (D)SL for (G)enerating (In)struction set simulators.
  ☆165Updated 7 years ago
• signalspec / signalspec
  Language for composable analysis and generation of digital, analog, and RF signals
  ☆59Updated 4 months ago
• swetland / gateware
  A collection of little open source FPGA hobby projects
  ☆50Updated 6 years ago
• huonw / float
  Arbitrary precision floating point in Rust
  ☆19Updated 10 years ago
• seL4 / camkes
  Component Architecture test suite and example apps.
  ☆32Updated 5 months ago
• xiangzhai / dragonegg
  DragonEgg has been migrated to GCC 8 and LLVM 6 but also able to work for GCC 4.8 and LLVM 3.3
  ☆20Updated 6 years ago
• Arcterus / lejit
  A simple JIT library in Rust
  ☆19Updated 11 years ago
• llvm-mirror / dragonegg
  Mirror kept for legacy. Moved to https://github.com/llvm/llvm-project
  ☆25Updated 7 years ago
• riscv-rust / riscv-rust-toolchain
  RISCV Rust Toolchain
  ☆118Updated 7 years ago
• udif / ctoverilog
  A C to verilog compiler
  ☆52Updated 10 years ago
• atgreen / moxie-cores
  Moxie-compatible core repository
  ☆47Updated 5 months ago
• blitz / kernel_entry_benchmark
  Microbenchmarks for x86_64 kernel entry methods
  ☆20Updated 3 years ago
• google / minetest_pnr
  Place & Router for Minetest
  ☆18Updated 3 years ago
• jbarczak / HAXWell
  Code which loads custom ISA on Intel Haswell GPUs
  ☆47Updated 9 years ago
• seL4 / refos
  Prototype no-assurance reference OS personality built on seL4
  ☆50Updated 10 months ago