Alternatives and similar repositories for abicop

Users that are interested in abicop are comparing it to the libraries listed below

• riscvarchive / riscv-lld
  RISC-V port of LLVM Linker
  ☆24Updated 6 years ago
• SRI-CSL / l3riscv
  An executable specification of the RISCV ISA in L3.
  ☆42Updated 6 years ago
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆49Updated 8 years ago
• embecosm / gso2
  GNU Superoptimizer Version 2
  ☆26Updated 4 years ago
• lowRISC / lowrisc-fpga
  Untethered (stand-alone) FPGA implementation of the lowRISC SoC
  ☆56Updated 5 years ago
• TUD-OS / NUL
  NOVA userland
  ☆48Updated 11 years ago
• riscvarchive / riscv-poky
  Port of the Yocto Project to the RISC-V ISA
  ☆62Updated 6 years ago
• ucb-bar / esp-llvm
  UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM
  ☆125Updated 4 years ago
• TUD-OS / NRE
  NOVA runtime environment (official branch)
  ☆34Updated 4 years ago
• signalspec / signalspec
  Language for composable analysis and generation of digital, analog, and RF signals
  ☆56Updated 4 months ago
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 5 years ago
• SiliconSemantics / firrtlator
  firrtlator is a FIRRTL C++ library
  ☆21Updated 8 years ago
• riscvarchive / riscv-glibc
  RISC-V port of GNU's libc
  ☆71Updated 4 years ago
• xiangzhai / dragonegg
  DragonEgg has been migrated to GCC 8 and LLVM 6 but also able to work for GCC 4.8 and LLVM 3.3
  ☆19Updated 6 years ago
• cliffordwolf / xbitmanip
  RISC-V XBitmanip Extension
  ☆26Updated 6 years ago
• michaeljclark / riscv-meta
  RISC-V Instruction Set Metadata
  ☆41Updated 6 years ago
• openrisc / llvm-or1k
  LLVM backend for OpenRISC 1000
  ☆29Updated 7 years ago
• azonenberg / antikernel
  The Antikernel operating system project
  ☆121Updated 5 years ago
• jbarczak / HAXWell
  Code which loads custom ISA on Intel Haswell GPUs
  ☆47Updated 8 years ago
• atgreen / moxie-cores
  Moxie-compatible core repository
  ☆47Updated last year
• riscv-non-isa / riscv-device-tree-doc
  RISC-V Specific Device Tree Documentation
  ☆42Updated last year
• cseed / cynth
  a simple C-to-Verilog compiler
  ☆51Updated 8 years ago
• huonw / float
  Arbitrary precision floating point in Rust
  ☆19Updated 9 years ago
• whitequark / Boneless-CPU
  Resource-efficient 16-bit CPU architecture for FPGA control plane
  ☆96Updated 4 months ago
• ReservedField / arm-compiler-rt
  Easy cross-compilation of compiler-rt for bare metal ARM targets
  ☆22Updated 8 years ago
• cornell-brg / pydgin
  A (Py)thon (D)SL for (G)enerating (In)struction set simulators.
  ☆166Updated 7 years ago
• ARM-software / asl-interpreter
  Example implementation of Arm's Architecture Specification Language (ASL)
  ☆118Updated 5 years ago
• riscv-rust / riscv-rust-toolchain
  RISCV Rust Toolchain
  ☆117Updated 6 years ago
• blitz / kernel_entry_benchmark
  Microbenchmarks for x86_64 kernel entry methods
  ☆19Updated 3 years ago
• japaric-archived / posit
  A Rust implementation of the posit number system
  ☆33Updated 6 years ago