lowRISC / abicopLinks
Work towards a "golden model" of the RISC-V calling convention(s)
☆10Updated 8 years ago
Alternatives and similar repositories for abicop
Users that are interested in abicop are comparing it to the libraries listed below
Sorting:
- RISC-V port of LLVM Linker☆24Updated 7 years ago
- The BERI and CHERI processor and hardware platform☆49Updated 8 years ago
- LLVM backend for OpenRISC 1000☆29Updated 7 years ago
- An executable specification of the RISCV ISA in L3.☆41Updated 6 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Updated 6 years ago
- A RISC-V simulator implementing RV32G[C].☆35Updated 2 years ago
- Language for composable analysis and generation of digital, analog, and RF signals☆58Updated 3 weeks ago
- NOVA userland☆48Updated 11 years ago
- UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM☆122Updated 4 years ago
- Mirror kept for legacy. Moved to https://github.com/llvm/llvm-project☆25Updated 6 years ago
- RISC-V Instruction Set Metadata☆41Updated 7 years ago
- A low-level intermediate representation for hardware description languages☆28Updated 5 years ago
- RISCV Rust Toolchain☆118Updated 7 years ago
- GNU Superoptimizer Version 2☆26Updated 4 years ago
- NOVA runtime environment (official branch)☆35Updated 4 years ago
- RISC-V Specific Device Tree Documentation☆42Updated last year
- Port of the Yocto Project to the RISC-V ISA☆61Updated 6 years ago
- A collection of shader compiler bugs.☆49Updated 7 years ago
- A Rust implementation of the posit number system☆33Updated 6 years ago
- A header only Boolean Propagator Network framework for the omni-directional computation of Integer mathematical functions and computation…☆14Updated 7 years ago
- Arbitrary precision floating point in Rust☆19Updated 9 years ago
- a simple C-to-Verilog compiler☆51Updated 8 years ago
- resurrected LLVM "C Backend", with improvements☆131Updated 5 years ago
- Moxie-compatible core repository☆47Updated 2 months ago
- A compiler from Rust to C, and a checker for unsafe code☆84Updated 6 years ago
- The Antikernel operating system project☆119Updated 5 years ago
- Microbenchmarks for x86_64 kernel entry methods☆19Updated 3 years ago
- A collection of little open source FPGA hobby projects☆50Updated 5 years ago
- A (Py)thon (D)SL for (G)enerating (In)struction set simulators.☆167Updated 7 years ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆96Updated 8 months ago