Alternatives and similar repositories for abicop

Users that are interested in abicop are comparing it to the libraries listed below

• riscvarchive / riscv-lld
  RISC-V port of LLVM Linker
  ☆24Updated 7 years ago
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆50Updated 8 years ago
• SRI-CSL / l3riscv
  An executable specification of the RISCV ISA in L3.
  ☆42Updated 6 years ago
• TUD-OS / NUL
  NOVA userland
  ☆48Updated 12 years ago
• lowRISC / lowrisc-fpga
  Untethered (stand-alone) FPGA implementation of the lowRISC SoC
  ☆55Updated 6 years ago
• TUD-OS / NRE
  NOVA runtime environment (official branch)
  ☆35Updated 4 years ago
• cornell-brg / pydgin
  A (Py)thon (D)SL for (G)enerating (In)struction set simulators.
  ☆167Updated 7 years ago
• embecosm / gso2
  GNU Superoptimizer Version 2
  ☆26Updated 4 years ago
• stephank / rvsim
  A RISC-V simulator implementing RV32G[C].
  ☆35Updated 2 years ago
• ucb-bar / esp-llvm
  UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM
  ☆122Updated 4 years ago
• atgreen / moxie-cores
  Moxie-compatible core repository
  ☆47Updated 4 months ago
• riscvarchive / riscv-poky
  Port of the Yocto Project to the RISC-V ISA
  ☆61Updated 6 years ago
• huonw / float
  Arbitrary precision floating point in Rust
  ☆19Updated 10 years ago
• SiliconSemantics / firrtlator
  firrtlator is a FIRRTL C++ library
  ☆23Updated 9 years ago
• blitz / kernel_entry_benchmark
  Microbenchmarks for x86_64 kernel entry methods
  ☆19Updated 3 years ago
• riscv-non-isa / riscv-device-tree-doc
  RISC-V Specific Device Tree Documentation
  ☆42Updated last year
• cliffordwolf / bextdep
  Reference Hardware Implementations of Bit Extract/Deposit Instructions
  ☆24Updated 8 years ago
• swetland / gateware
  A collection of little open source FPGA hobby projects
  ☆50Updated 5 years ago
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 5 years ago
• llvm-mirror / dragonegg
  Mirror kept for legacy. Moved to https://github.com/llvm/llvm-project
  ☆25Updated 7 years ago
• crdelozier / ironclad
  Ironclad C++ brings type-safety to C++. It provides safe alternatives to unsafe constructs in C++ to prevent type-safety errors that lea…
  ☆18Updated 2 years ago
• openrisc / llvm-or1k
  LLVM backend for OpenRISC 1000
  ☆29Updated 7 years ago
• inducer / pycparserext
  Extensions for Eli Bendersky's pycparser
  ☆91Updated last month
• xiangzhai / dragonegg
  DragonEgg has been migrated to GCC 8 and LLVM 6 but also able to work for GCC 4.8 and LLVM 3.3
  ☆20Updated 6 years ago
• KestrelComputer / S64X7
  64-bit MISC Architecture CPU
  ☆13Updated 9 years ago
• combinatorylogic / soc
  An experimental System-on-Chip with a custom compiler toolchain.
  ☆60Updated 6 years ago
• cseed / cynth
  a simple C-to-Verilog compiler
  ☆51Updated 8 years ago
• riscv-rust / riscv-rust-toolchain
  RISCV Rust Toolchain
  ☆118Updated 7 years ago
• burtonsamograd / anser
  A header only Boolean Propagator Network framework for the omni-directional computation of Integer mathematical functions and computation…
  ☆14Updated 7 years ago
• vitkyrka / kninja
  Ninja build file generator for the Linux kernel
  ☆56Updated 5 years ago