SPI flash MITM and emulation (QSPI is a WIP)
☆20Jan 27, 2022Updated 4 years ago
Alternatives and similar repositories for litespih4x
Users that are interested in litespih4x are comparing it to the libraries listed below
Sorting:
- Firmware and Gateware for the DiVA platform.☆14Sep 8, 2025Updated 6 months ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102May 16, 2023Updated 2 years ago
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- Python GUI for UrJTAG library.☆22Updated this week
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆59Feb 24, 2026Updated last week
- ☆17Apr 7, 2022Updated 3 years ago
- SATA sniffing☆15Jul 28, 2022Updated 3 years ago
- Waveform Generator☆11Jul 18, 2022Updated 3 years ago
- Notes and utilities for reverse engineering Agilent PCIe Protocol Analyzers and their host software.☆14Oct 9, 2025Updated 5 months ago
- Linux support for International Test Instruments' 1480A USB protocol analyzer☆15May 13, 2019Updated 6 years ago
- photonSDI - an open source SDI core☆10May 26, 2021Updated 4 years ago
- correlate an SPI capture of an AMD boot procedure to the PSP firmware components☆15Jan 13, 2026Updated last month
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- HiLoTOF -- Hardware-in-the-Loop Test framework for Open FPGAs☆13Feb 9, 2019Updated 7 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- ☆56Jul 22, 2022Updated 3 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- Program to scan for malicious FPGA designs.☆17Mar 20, 2021Updated 4 years ago
- GCC port rewrite for OpenRISC☆12May 28, 2025Updated 9 months ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Aug 7, 2023Updated 2 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 12 years ago
- JTAG Hardware Abstraction Library☆37Oct 23, 2023Updated 2 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- Hand-ported (near 1:1) V version of https://github.com/mapbox/earcut☆15Dec 18, 2025Updated 2 months ago
- ☆14Sep 2, 2020Updated 5 years ago
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- Automatically exported from code.google.com/p/playtag☆14Jan 9, 2023Updated 3 years ago
- LiteX-based PCIe MITM, sniffing, fuzzing, device emulation☆19Feb 9, 2022Updated 4 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Dec 6, 2021Updated 4 years ago
- A V SDL2 Wrapper☆13Jan 11, 2022Updated 4 years ago
- RISC-V Debugger☆16Apr 2, 2025Updated 11 months ago
- USB-PD Power/Data Splitter☆14Jan 21, 2023Updated 3 years ago
- Magnetic field sniffer probe made using multilayer PCB☆17Feb 26, 2025Updated last year
- How to use the Intel JTAG primitive without using virtual JTAG☆17Oct 31, 2021Updated 4 years ago
- SPI flash read MitM attack PoC☆40May 24, 2022Updated 3 years ago
- ☆37Sep 19, 2024Updated last year