SPI flash MITM and emulation (QSPI is a WIP)
☆22Jan 27, 2022Updated 4 years ago
Alternatives and similar repositories for litespih4x
Users that are interested in litespih4x are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 7 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆103May 16, 2023Updated 3 years ago
- ☆15Sep 2, 2020Updated 6 years ago
- A configurable USB 2.0 device core☆31Jun 12, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Notes on/tools for/new firmware for (?) a PDC002 USB PD cable☆17Apr 8, 2021Updated 5 years ago
- HiLoTOF -- Hardware-in-the-Loop Test framework for Open FPGAs☆13Feb 9, 2019Updated 7 years ago
- SATA sniffing☆16Jul 28, 2022Updated 4 years ago
- Python GUI for UrJTAG library.☆23Mar 6, 2026Updated 7 months ago
- photonSDI - an open source SDI core☆11May 26, 2021Updated 5 years ago
- ☆60Jul 22, 2022Updated 4 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Aug 7, 2023Updated 3 years ago
- QSPI flash multiplexer - connect a SPI NOR flash to either an embedded system or a programmer for remote firmware tests☆57Nov 22, 2020Updated 5 years ago
- AXI support for Migen/MiSoC☆28Oct 1, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A calculator that can deal with distributions ergonomically, to allow users to easily arrive at fermi estimates that incorporate uncertai…☆12Jul 20, 2025Updated last year
- Control your Thunderbolt NVMe SSD using DriverKit on macOS☆25Sep 26, 2025Updated last year
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- ☆37Sep 19, 2024Updated 2 years ago
- Colin O'Flynn's Hacakday talk at Remoticon 2021 support repo.☆23Nov 21, 2021Updated 4 years ago
- Pmod™ Compatible USB ULPI PHY☆14Apr 30, 2022Updated 4 years ago
- ☆18Dec 16, 2014Updated 11 years ago
- Convert MediaWiki into an ikiwiki while preserving all history☆13Apr 5, 2019Updated 7 years ago
- Interface for exposing raw NAND i/o over UART to enable pc-side modification.☆20Jan 28, 2018Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 7 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆36Oct 15, 2024Updated 2 years ago
- Python library for generating USB Descriptor byte strings using `struct` only.☆16Aug 13, 2021Updated 5 years ago
- 360nosc0pe Yocto build environment☆13Aug 27, 2018Updated 8 years ago
- wavedrom to verilog converter☆18Sep 14, 2021Updated 5 years ago
- CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys☆21May 20, 2020Updated 6 years ago
- JTAG Hardware Abstraction Library☆38Oct 23, 2023Updated 2 years ago
- Try to develop an open souce firmware for an 808 Micro Cam☆13Jul 5, 2011Updated 15 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Dec 6, 2021Updated 4 years ago
- Flashing Pano Logic thin clients without a programmer☆44May 20, 2022Updated 4 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 2 years ago
- L2 R6: WCH 120MHz RISC-V3A USB3.0 SoC (CH569)☆15Feb 18, 2023Updated 3 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 6 years ago
- ☆18Apr 7, 2022Updated 4 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago