apertus-open-source-cinema / alpha-softwareLinks
Axiom Alpha prototype software (FPGA, Linux, etc.)
☆30Updated 9 years ago
Alternatives and similar repositories for alpha-software
Users that are interested in alpha-software are comparing it to the libraries listed below
Sorting:
- Axiom Alpha prototype hardware source files (electronic schematics, documentation, PCB layouts, etc.)☆23Updated 11 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆40Updated 9 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- Open Processor Architecture☆26Updated 9 years ago
- Freecores website☆19Updated 8 years ago
- mirror of https://git.elphel.com/Elphel/x393☆40Updated 2 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆18Updated 7 months ago
- ☆17Updated 4 years ago
- Torc: Tools for Open Reconfigurable Computing☆38Updated 8 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated 10 months ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 8 years ago
- FPGA Development for the parallella☆19Updated 7 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆59Updated last month
- Yosys Plugins☆21Updated 5 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- Adapter board exposing SATA M.2 SSD on FMC board-to-board connector☆12Updated last year
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated 2 months ago
- USB 1.1 Device IP Core☆21Updated 7 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 5 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆56Updated 5 years ago
- WISHBONE Builder☆14Updated 8 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated last month
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Updated 9 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- Altera JTAG UART wrapper for Bluespec☆25Updated 11 years ago