apertus-open-source-cinema / alpha-softwareLinks
Axiom Alpha prototype software (FPGA, Linux, etc.)
☆30Updated 9 years ago
Alternatives and similar repositories for alpha-software
Users that are interested in alpha-software are comparing it to the libraries listed below
Sorting:
- Axiom Alpha prototype hardware source files (electronic schematics, documentation, PCB layouts, etc.)☆23Updated 11 years ago
- mirror of https://git.elphel.com/Elphel/x393☆40Updated 2 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆40Updated 9 years ago
- Freecores website☆19Updated 8 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated last month
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated 2 years ago
- An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens.☆49Updated 11 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆34Updated 8 months ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated 8 months ago
- Torc: Tools for Open Reconfigurable Computing☆39Updated 8 years ago
- VexRiscv-SMP integration test with LiteX.☆25Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated last week
- FPGA Development for the parallella☆19Updated 7 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- VHDL PCIe Transceiver☆29Updated 5 years ago
- LatticeMico32 soft processor☆106Updated 10 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆56Updated 5 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Updated 9 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆124Updated 9 years ago
- gateware for the main fpga, including a hispi decoder and image processing☆13Updated 6 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆18Updated last month
- ZPUino HDL implementation☆90Updated 7 years ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆39Updated 2 years ago
- Video Effects on VGA☆14Updated 6 years ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated 11 months ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆46Updated 9 years ago
- Generic Logic Interfacing Project☆46Updated 5 years ago