apertus-open-source-cinema / alpha-softwareLinks
Axiom Alpha prototype software (FPGA, Linux, etc.)
☆30Updated 9 years ago
Alternatives and similar repositories for alpha-software
Users that are interested in alpha-software are comparing it to the libraries listed below
Sorting:
- Axiom Alpha prototype hardware source files (electronic schematics, documentation, PCB layouts, etc.)☆22Updated 11 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆35Updated 11 months ago
- Freecores website☆19Updated 8 years ago
- VexRiscv-SMP integration test with LiteX.☆26Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated last month
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated 11 months ago
- An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens.☆50Updated 11 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆41Updated 9 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆11Updated 7 years ago
- Source code for reference designs applications☆22Updated 8 months ago
- FPGA Development for the parallella☆19Updated 8 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Updated 6 years ago
- Simple but Small Frame Grabber☆38Updated 3 years ago
- LEON2 SPARC CPU IP core LGPL by Gaisler Research☆20Updated 12 years ago
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆36Updated 3 years ago
- Video Effects on VGA☆15Updated 6 years ago
- gateware for the main fpga, including a hispi decoder and image processing☆13Updated 7 years ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆77Updated 3 years ago
- ☆61Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated 2 months ago
- Generic Logic Interfacing Project☆48Updated 5 years ago
- USB 1.1 Device IP Core☆21Updated 8 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- Repository and Wiki for Chip Hack events.☆52Updated 4 years ago
- mirror of https://git.elphel.com/Elphel/x393☆40Updated 2 years ago
- nextpnr portable FPGA place and route tool☆20Updated last year
- ZPUino HDL implementation☆90Updated 7 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Updated 9 years ago