apertus-open-source-cinema / alpha-softwareLinks
Axiom Alpha prototype software (FPGA, Linux, etc.)
☆30Updated 9 years ago
Alternatives and similar repositories for alpha-software
Users that are interested in alpha-software are comparing it to the libraries listed below
Sorting:
- Axiom Alpha prototype hardware source files (electronic schematics, documentation, PCB layouts, etc.)☆23Updated 11 years ago
- Freecores website☆19Updated 8 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆40Updated 9 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated 8 months ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆35Updated 8 months ago
- mirror of https://git.elphel.com/Elphel/x393☆39Updated 2 years ago
- Video Effects on VGA☆15Updated 6 years ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆77Updated 2 years ago
- VexRiscv-SMP integration test with LiteX.☆25Updated 4 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆19Updated last month
- Example code for the Numato Opsis board, the first HDMI2USB production board.☆51Updated 7 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- FPGA Development for the parallella☆19Updated 8 years ago
- Generic Logic Interfacing Project☆46Updated 5 years ago
- SoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU☆152Updated 11 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated last month
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated 2 years ago
- LatticeMico32 soft processor☆106Updated 10 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated last month
- ZPUino HDL implementation☆90Updated 7 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Revision Control Labs and Materials☆24Updated 7 years ago
- Wishbone controlled I2C controllers☆52Updated 9 months ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 2 years ago
- LEON2 SPARC CPU IP core LGPL by Gaisler Research☆19Updated 12 years ago
- Small footprint and configurable SATA core☆144Updated 3 months ago
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆36Updated 3 years ago
- Torc: Tools for Open Reconfigurable Computing☆39Updated 8 years ago
- Core description files for FuseSoC☆124Updated 5 years ago