apertus-open-source-cinema / alpha-softwareLinks
Axiom Alpha prototype software (FPGA, Linux, etc.)
☆30Updated 10 years ago
Alternatives and similar repositories for alpha-software
Users that are interested in alpha-software are comparing it to the libraries listed below
Sorting:
- Axiom Alpha prototype hardware source files (electronic schematics, documentation, PCB layouts, etc.)☆22Updated 11 years ago
- Freecores website☆19Updated 9 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Updated 2 years ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- VexRiscv-SMP integration test with LiteX.☆26Updated 5 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆41Updated 10 years ago
- mirror of https://git.elphel.com/Elphel/x393☆40Updated 2 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Video Effects on VGA☆15Updated 7 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated this week
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated last year
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- Example code for the Numato Opsis board, the first HDMI2USB production board.☆57Updated 7 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Updated 6 years ago
- ☆63Updated 7 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆70Updated last month
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated 3 months ago
- NeTV2 SoC based on LiteX☆17Updated 7 years ago
- Small footprint and configurable SATA core☆161Updated 3 weeks ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆35Updated last year
- Wishbone controlled I2C controllers☆57Updated last year
- ZPUino HDL implementation☆91Updated 7 years ago
- FPGA 101 - Workshop materials☆78Updated 6 years ago
- Simple but Small Frame Grabber☆38Updated 4 years ago
- Small footprint and configurable JESD204B core☆50Updated 3 weeks ago
- FPGA Development for the parallella☆19Updated 8 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆125Updated 9 years ago
- USB 1.1 Device IP Core☆21Updated 8 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago