DigilentChina / Freedom_on_Nexys_A7
☆17Updated 5 years ago
Alternatives and similar repositories for Freedom_on_Nexys_A7:
Users that are interested in Freedom_on_Nexys_A7 are comparing it to the libraries listed below
- SpinalHDL-tutorial based on Jupyter Notebook☆130Updated 7 months ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆125Updated 5 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆204Updated 4 years ago
- FFT generator using Chisel☆57Updated 3 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆57Updated last year
- Basic floating-point components for RISC-V processors☆64Updated 5 years ago
- AXI4 and AXI4-Lite interface definitions☆88Updated 4 years ago
- RTL Verilog library for various DSP modules☆84Updated 2 years ago
- ☆39Updated 2 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆21Updated last year
- AHB3-Lite Interconnect☆83Updated 8 months ago
- Chisel Learning Journey☆108Updated last year
- AHB DMA 32 / 64 bits☆52Updated 10 years ago
- ☆77Updated 11 months ago
- A demo system for Ibex including debug support and some peripherals☆61Updated 5 months ago
- ☆63Updated 2 years ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆54Updated last year
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆48Updated last year
- ☆38Updated 2 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆113Updated 2 years ago
- ☆36Updated 6 years ago
- AXI DMA 32 / 64 bits☆105Updated 10 years ago
- A dynamic verification library for Chisel.☆145Updated 2 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 10 months ago
- SDRAM controller with AXI4 interface☆85Updated 5 years ago
- 国产VU13P加速卡资料☆61Updated last week
- ☆64Updated 2 years ago
- ☆50Updated 3 years ago
- An AXI4 crossbar implementation in SystemVerilog☆130Updated 2 months ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆68Updated 3 years ago