DigilentChina / Freedom_on_Nexys_A7Links
☆18Updated 6 years ago
Alternatives and similar repositories for Freedom_on_Nexys_A7
Users that are interested in Freedom_on_Nexys_A7 are comparing it to the libraries listed below
Sorting:
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆221Updated 5 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆148Updated last year
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 6 years ago
- AHB3-Lite Interconnect☆108Updated last year
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆110Updated 2 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆126Updated 3 years ago
- AMBA bus generator including AXI, AHB, and APB☆117Updated 4 years ago
- ☆65Updated 5 years ago
- Chisel Learning Journey☆111Updated 2 years ago
- OpenXuantie - OpenE902 Core☆166Updated last year
- An AXI4 crossbar implementation in SystemVerilog☆201Updated 4 months ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆113Updated 3 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆282Updated 5 years ago
- Comment on the rocket-chip source code☆179Updated 7 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆167Updated 2 years ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆144Updated last year
- AXI DMA 32 / 64 bits☆122Updated 11 years ago
- ☆47Updated 3 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆61Updated 4 years ago
- ☆144Updated 5 years ago
- The Ultra-Low Power RISC Core☆15Updated 5 years ago
- There is segmentation fault of VCS which should be fixed.☆40Updated 2 years ago
- Wrapper for Rocket-Chip on FPGAs☆138Updated 3 years ago
- AXI4 and AXI4-Lite interface definitions☆99Updated 5 years ago
- ☆215Updated 6 months ago
- 国产VU13P加速卡资料☆81Updated 9 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆67Updated 2 years ago
- Vector processor for RISC-V vector ISA☆133Updated 5 years ago
- FFT generator using Chisel☆62Updated 4 years ago
- AHB DMA 32 / 64 bits☆57Updated 11 years ago