USB Full-Speed core written in migen/LiteX
☆12Sep 19, 2019Updated 6 years ago
Alternatives and similar repositories for valentyusb
Users that are interested in valentyusb are comparing it to the libraries listed below
Sorting:
- USB Full-Speed core written in migen/LiteX☆17Sep 2, 2019Updated 6 years ago
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 5 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- photonSDI - an open source SDI core☆10May 26, 2021Updated 4 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45May 25, 2025Updated 9 months ago
- Notes on/tools for/new firmware for (?) a PDC002 USB PD cable☆17Apr 8, 2021Updated 4 years ago
- SPI flash MITM and emulation (QSPI is a WIP)☆20Jan 27, 2022Updated 4 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Aug 7, 2023Updated 2 years ago
- Low-cost ECP5 FPGA development board☆80Sep 1, 2020Updated 5 years ago
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- Board and connector definition files for nMigen☆30Sep 22, 2020Updated 5 years ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 5 years ago
- Yet Another Debug Transport☆25Dec 3, 2025Updated 2 months ago
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- ice40 USB Analyzer☆57Aug 8, 2020Updated 5 years ago
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆58Updated this week
- TLUT tool flow for parameterised configurations for FPGAs☆16Aug 5, 2024Updated last year
- PCIe to .1 inch header breakout☆11Sep 14, 2020Updated 5 years ago
- Project Trellis database☆14Sep 15, 2025Updated 5 months ago
- ☆10Apr 8, 2021Updated 4 years ago
- DSP Blocks for the nMigen (Python) Toolbox☆11Nov 5, 2020Updated 5 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- Linux support for International Test Instruments' 1480A USB protocol analyzer☆15May 13, 2019Updated 6 years ago
- Bootloader for Fomu☆105Dec 31, 2022Updated 3 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 2 years ago
- GCC port rewrite for OpenRISC☆12May 28, 2025Updated 9 months ago
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 7 years ago
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆30May 10, 2020Updated 5 years ago
- Firmware for the FX2 which emulates the FTDI serial chips (including MPSSE support).☆17Aug 7, 2018Updated 7 years ago
- 360nosc0pe Yocto build environment☆12Aug 27, 2018Updated 7 years ago
- ☆12Aug 25, 2019Updated 6 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- Fixed point math library for SystemVerilog☆40Nov 14, 2024Updated last year