xobs / valentyusbLinks
USB Full-Speed core written in migen/LiteX
☆12Updated 6 years ago
Alternatives and similar repositories for valentyusb
Users that are interested in valentyusb are comparing it to the libraries listed below
Sorting:
- My pergola FPGA projects☆30Updated 4 years ago
- Simplified environment for litex☆14Updated 5 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- USB Full-Speed core written in migen/LiteX☆17Updated 6 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 6 months ago
- ☆44Updated 8 months ago
- Utilities for the ECP5 FPGA☆17Updated 4 years ago
- Yet Another Debug Transport☆22Updated last week
- Wishbone bridge over SPI☆11Updated 6 years ago
- CRUVI Standard Specifications☆19Updated last year
- iCE40 floorplan viewer☆24Updated 7 years ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- 妖刀夢渡☆63Updated 6 years ago
- I want to learn [n]Migen.☆42Updated 5 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Updated last year
- Utilities for working with a Wishbone bus in an embedded device☆46Updated 3 months ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆30Updated last week
- Cross compile FPGA tools☆21Updated 4 years ago
- ☆20Updated 3 years ago
- Bit streams forthe Ulx3s ECP5 device☆18Updated 2 years ago
- ☆12Updated 4 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 4 years ago
- ☆63Updated 5 years ago
- Tiny tips for Colorlight i5 FPGA board☆58Updated 4 years ago
- verilog core for ws2812 leds☆33Updated 4 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- ice40 USB Analyzer☆57Updated 5 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Updated 5 years ago
- Experiments with Yosys cxxrtl backend☆50Updated 10 months ago