xobs / valentyusbLinks
USB Full-Speed core written in migen/LiteX
☆12Updated 6 years ago
Alternatives and similar repositories for valentyusb
Users that are interested in valentyusb are comparing it to the libraries listed below
Sorting:
- USB Full-Speed core written in migen/LiteX☆17Updated 6 years ago
- My pergola FPGA projects☆30Updated 4 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Simplified environment for litex☆14Updated 5 years ago
- Wishbone bridge over SPI☆11Updated 6 years ago
- Utilities for the ECP5 FPGA☆17Updated 4 years ago
- Yet Another Debug Transport☆22Updated last month
- ☆44Updated 9 months ago
- SD device emulator from ProjectVault☆18Updated 6 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 7 months ago
- ☆12Updated 4 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆31Updated last week
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 6 years ago
- iCE40 floorplan viewer☆24Updated 7 years ago
- Cross compile FPGA tools☆21Updated 5 years ago
- CRUVI Standard Specifications☆20Updated last year
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 4 years ago
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- DVI video out example for prjtrellis☆17Updated 6 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Updated 5 years ago
- DDR3 controller for nMigen (WIP)☆14Updated 2 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Updated 5 years ago
- There are many RISC V projects on iCE40. This one is mine.☆14Updated 5 years ago
- ☆20Updated 3 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Updated last year
- Industry standard I/O for nMigen☆12Updated 5 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- I want to learn [n]Migen.☆44Updated 5 years ago
- ice40 USB Analyzer☆57Updated 5 years ago
- Bit streams forthe Ulx3s ECP5 device☆18Updated 2 years ago