Alternatives and similar repositories for valentyusb:

Users that are interested in valentyusb are comparing it to the libraries listed below

• xobs / spibone
  Wishbone bridge over SPI
  ☆11Updated 5 years ago
• xobs / lxbuildenv
  Simplified environment for litex
  ☆14Updated 4 years ago
• mithro / valentyusb
  USB Full-Speed core written in migen/LiteX
  ☆17Updated 5 years ago
• lambdaconcept / lambdaUSB
  A configurable USB 2.0 device core
  ☆30Updated 4 years ago
• ECP5-PCIe / ECP5-Utils
  Utilities for the ECP5 FPGA
  ☆18Updated 3 years ago
• lambdaconcept / lambdasoc
  ☆44Updated last week
• kbeckmann / pergola_projects
  My pergola FPGA projects
  ☆30Updated 3 years ago
• fusesoc / sd_device
  SD device emulator from ProjectVault
  ☆16Updated 5 years ago
• Wren6991 / TwoWireDebug
  Yet Another Debug Transport
  ☆20Updated 2 years ago
• YosysHQ / prjtrellis-db
  Project Trellis database
  ☆13Updated last year
• Blinkinlabs / QL-EOS-S3-breakout
  ☆12Updated 3 years ago
• apertus-open-source-cinema / naps
  An experiment for building gateware for the axiom micro / beta using amaranth-hdl
  ☆40Updated 10 months ago
• micro-FPGA / CRUVI
  CRUVI Standard Specifications
  ☆17Updated 10 months ago
• mattvenn / ws2812-core
  verilog core for ws2812 leds
  ☆32Updated 3 years ago
• rob-ng15 / PAWS
  PLEASE MOVE TO PAWSv2
  ☆17Updated 3 years ago
• mithro / kicad-pmod
  KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…
  ☆38Updated 3 years ago
• litex-hub / litehyperbus
  Small footprint and configurable HyperBus core
  ☆11Updated 2 years ago
• mattvenn / logLUTs
  Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.
  ☆20Updated last year
• adamgreig / daqnet
  ☆63Updated 4 years ago
• whitequark / icefloorplan
  iCE40 floorplan viewer
  ☆24Updated 6 years ago
• mithro / pmod-hdmi
  HDMI Expansion Modules compatible with the Pmod standard
  ☆11Updated 6 years ago
• mmicko / cross-fpga
  Cross compile FPGA tools
  ☆22Updated 4 years ago
• greatscottgadgets / bucatini
  a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface
  ☆32Updated 3 years ago
• kbob / nmigen-examples
  I want to learn [n]Migen.
  ☆40Updated 5 years ago
• kazkojima / colorlight-i5-tips
  Tiny tips for Colorlight i5 FPGA board
  ☆56Updated 3 years ago
• tomverbeure / ecp5_jtag
  Use ECP5 JTAG port to interact with user design
  ☆26Updated 3 years ago
• Wren6991 / Hazard2
  Smol 2-stage RISC-V processor in nMigen
  ☆26Updated 3 years ago
• emeb / up5k_riscv
  There are many RISC V projects on iCE40. This one is mine.
  ☆15Updated 4 years ago
• 360nosc0pe / scope
  Siglent SDS1x0xX-E FPGA bitstreams
  ☆40Updated 2 months ago