idea-fasoc / fasocLinks
☆56Updated 2 years ago
Alternatives and similar repositories for fasoc
Users that are interested in fasoc are comparing it to the libraries listed below
Sorting:
- BAG framework☆41Updated last year
- AMC: Asynchronous Memory Compiler☆52Updated 5 years ago
- An open source PDK using TIGFET 10nm devices.☆55Updated 3 years ago
- Builds, flow and designs for the alpha release☆54Updated 6 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆47Updated 5 years ago
- Open Analog Design Environment☆25Updated 2 years ago
- Automatic generation of real number models from analog circuits☆48Updated last year
- ☆86Updated 3 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆28Updated 4 years ago
- ☆38Updated 3 years ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆75Updated 2 months ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆77Updated 10 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆163Updated 2 months ago
- ☆26Updated 2 years ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Updated last year
- ☆44Updated 6 years ago
- ☆41Updated 3 years ago
- ☆68Updated 3 years ago
- An automatic clock gating utility☆52Updated 9 months ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆104Updated last year
- A complete open-source design-for-testing (DFT) Solution☆178Updated 5 months ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆69Updated 2 months ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated last year
- Intel's Analog Detailed Router☆40Updated 6 years ago
- submission repository for efabless mpw6 shuttle☆31Updated 2 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆78Updated 5 years ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Updated 2 months ago
- hardware library for hwt (= ipcore repo)☆43Updated last month
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆51Updated 5 years ago
- Open source process design kit for 28nm open process☆72Updated last year