idea-fasoc / fasoc
☆54Updated last year
Alternatives and similar repositories for fasoc:
Users that are interested in fasoc are comparing it to the libraries listed below
- BAG framework☆40Updated 8 months ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆59Updated 2 weeks ago
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆62Updated last week
- ☆79Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆64Updated this week
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- An automatic clock gating utility☆46Updated 8 months ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆152Updated 3 years ago
- ☆36Updated 2 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- ☆45Updated 2 months ago
- ☆40Updated 3 years ago
- Open source process design kit for 28nm open process☆52Updated 11 months ago
- ☆43Updated 5 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated 11 months ago
- ☆35Updated 2 weeks ago
- Automatic generation of real number models from analog circuits☆39Updated last year
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆27Updated this week
- A configurable SRAM generator☆47Updated 3 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆40Updated 2 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆138Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- This is a tutorial on standard digital design flow☆75Updated 3 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆26Updated 2 years ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆100Updated 2 months ago