google / skywater-pdk-actionsLinks
GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk
☆13Updated 4 years ago
Alternatives and similar repositories for skywater-pdk-actions
Users that are interested in skywater-pdk-actions are comparing it to the libraries listed below
Sorting:
- "High density" digital standard cells for SKY130 provided by SkyWater.☆18Updated 2 years ago
- IO and periphery cells for the GF180MCU provided by GlobalFoundries.☆14Updated 2 years ago
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆18Updated 2 years ago
- IO and periphery cells for SKY130 provided by SkyWater.☆11Updated 2 years ago
- SRAM build space for SKY130 provided by SkyWater.☆22Updated 4 years ago
- Primitives for SKY130 provided by SkyWater.☆28Updated last year
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Updated 2 years ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆50Updated 3 years ago
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆26Updated 2 years ago
- SKY130 ReRAM and examples (SkyWater Provided)☆41Updated 3 years ago
- ☆17Updated last year
- The source code that empowers OpenROAD Cloud☆12Updated 5 years ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆18Updated 2 years ago
- ☆17Updated last year
- Primitives for GF180MCU provided by GlobalFoundries.☆54Updated 2 years ago
- Raw data collected about the SKY130 process technology.☆58Updated 2 years ago
- Extended and external tests for Verilator testing☆17Updated 2 weeks ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 10 months ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated 3 weeks ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Updated 2 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆50Updated 10 years ago
- LibreSilicon's Standard Cell Library Generator☆21Updated last month
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- Python interface to FPGA interchange format☆41Updated 3 years ago
- Zero to ASIC group submission for MPW2☆13Updated 8 months ago
- A padring generator for ASICs☆25Updated 2 years ago
- ☆40Updated last year
- Open Analog Design Environment☆25Updated 2 years ago
- Cortex-M0 DesignStart Wrapper☆21Updated 6 years ago