google / skywater-pdk-actionsLinks
GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk
☆13Updated 4 years ago
Alternatives and similar repositories for skywater-pdk-actions
Users that are interested in skywater-pdk-actions are comparing it to the libraries listed below
Sorting:
- "High density" digital standard cells for SKY130 provided by SkyWater.☆18Updated 2 years ago
- IO and periphery cells for SKY130 provided by SkyWater.☆11Updated last year
- IO and periphery cells for the GF180MCU provided by GlobalFoundries.☆14Updated 2 years ago
- SRAM build space for SKY130 provided by SkyWater.☆22Updated 4 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Updated 2 years ago
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆17Updated 2 years ago
- Primitives for SKY130 provided by SkyWater.☆28Updated last year
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆26Updated 2 years ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆49Updated 3 years ago
- SKY130 ReRAM and examples (SkyWater Provided)☆41Updated 3 years ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆18Updated 2 years ago
- Primitives for GF180MCU provided by GlobalFoundries.☆54Updated 2 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 9 months ago
- ☆17Updated last year
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆14Updated 4 years ago
- ☆17Updated last year
- Open Analog Design Environment☆24Updated 2 years ago
- Raw data collected about the SKY130 process technology.☆58Updated 2 years ago
- ☆38Updated 11 months ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Updated 4 years ago
- Extended and external tests for Verilator testing☆17Updated last week
- 32-bit RISC-V microcontroller☆12Updated 4 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated last year
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆25Updated 4 months ago
- The source code that empowers OpenROAD Cloud☆12Updated 5 years ago
- ☆16Updated 7 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- LibreSilicon's Standard Cell Library Generator☆20Updated last week
- Completed LDO Design for Skywaters 130nm☆17Updated 2 years ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆16Updated 7 months ago