google / skywater-pdk-actionsLinks
GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk
☆15Updated 4 years ago
Alternatives and similar repositories for skywater-pdk-actions
Users that are interested in skywater-pdk-actions are comparing it to the libraries listed below
Sorting:
- "High density" digital standard cells for SKY130 provided by SkyWater.☆19Updated 2 years ago
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆18Updated 2 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Updated 3 years ago
- Primitives for SKY130 provided by SkyWater.☆32Updated last year
- IO and periphery cells for SKY130 provided by SkyWater.☆13Updated 2 years ago
- IO and periphery cells for the GF180MCU provided by GlobalFoundries.☆14Updated 3 years ago
- SRAM build space for SKY130 provided by SkyWater.☆24Updated 4 years ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆51Updated 3 years ago
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆26Updated 3 years ago
- SKY130 ReRAM and examples (SkyWater Provided)☆43Updated 3 years ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆19Updated 2 years ago
- ☆17Updated last year
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Updated 5 years ago
- Primitives for GF180MCU provided by GlobalFoundries.☆55Updated 2 years ago
- ☆15Updated 4 years ago
- Open Analog Design Environment☆25Updated 2 years ago
- Completed LDO Design for Skywaters 130nm☆18Updated 2 years ago
- Raw data collected about the SKY130 process technology.☆59Updated 2 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆32Updated 2 weeks ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated last year
- Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI interface) and the design to generate line, toggle, memory…☆32Updated 7 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 11 months ago
- The source code that empowers OpenROAD Cloud☆12Updated 5 years ago
- LibreSilicon's Standard Cell Library Generator☆22Updated 2 months ago
- ☆38Updated last year
- VHDL plugin for RgGen☆13Updated 2 weeks ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Updated 4 years ago
- An open source PDK using TIGFET 10nm devices.☆54Updated 3 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆14Updated 4 years ago
- ☆18Updated 5 years ago