GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk
☆16Jun 3, 2021Updated 5 years ago
Alternatives and similar repositories for skywater-pdk-actions
Users that are interested in skywater-pdk-actions are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- "Low power" digital standard cells for SKY130 provided by SkyWater.☆11Apr 23, 2021Updated 5 years ago
- IO and periphery cells for SKY130 provided by SkyWater.☆14Nov 29, 2023Updated 2 years ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆22May 16, 2023Updated 3 years ago
- "High density" digital standard cells for SKY130 provided by SkyWater.☆28Feb 22, 2023Updated 3 years ago
- Primitives for SKY130 provided by SkyWater.☆41Mar 9, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SRAM build space for SKY130 provided by SkyWater.☆26Oct 20, 2021Updated 5 years ago
- SKY130 ReRAM and examples (SkyWater Provided)☆47Apr 20, 2022Updated 4 years ago
- Raw data collected about the SKY130 process technology.☆64May 7, 2023Updated 3 years ago
- ☆18Nov 4, 2024Updated 2 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 5 years ago
- ☆14Jun 12, 2023Updated 3 years ago
- iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.☆12Mar 4, 2023Updated 3 years ago
- Parser and Viewer for Cadence® Library Exchange Format (LEF) and Design Exchange Format (DEF) integrated circuit (IC) description languag…☆17May 31, 2023Updated 3 years ago
- IO and periphery cells for the GF180MCU provided by GlobalFoundries.☆14Dec 3, 2022Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆17Nov 25, 2017Updated 8 years ago
- Open Source PHY v2☆40Apr 25, 2024Updated 2 years ago
- This is simply a binary neural network implemented on FPGA. The one and only functionality of this crap is to recognize handwritten digit…☆12Apr 20, 2021Updated 5 years ago
- ☆14Nov 7, 2021Updated 4 years ago
- This is a simple implementation of an Arbiter PUF made for an FPGA Artix-7. Project part of the course Embedded Systems, part of the Elec…☆12Mar 17, 2023Updated 3 years ago
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆14Feb 2, 2022Updated 4 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated last year
- Zero to ASIC group submission for MPW2☆13Mar 26, 2025Updated last year
- This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—4…☆16Oct 18, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- LZ4 decoder in assembly for RiscV RV32IC☆12Feb 11, 2022Updated 4 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- A bit-serial CPU☆20Sep 29, 2019Updated 7 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆38Apr 9, 2026Updated 6 months ago
- ☆21Mar 25, 2026Updated 7 months ago
- Builds, flow and designs for the alpha release☆55Dec 18, 2019Updated 6 years ago
- VSD workshop - Phase Locked Loop(PLL) IC Design☆18Aug 4, 2021Updated 5 years ago
- ☆13Oct 16, 2026Updated 3 weeks ago
- Prefix tree adder space exploration library☆57Jan 27, 2026Updated 9 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆19Dec 5, 2022Updated 3 years ago
- Use Verilog to design Arbiter PUF, then do Floorplan to make inter-variation approach 50%.☆13May 4, 2022Updated 4 years ago
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆20Apr 10, 2023Updated 3 years ago
- ☆21Mar 5, 2023Updated 3 years ago
- Primitives for GF180MCU provided by GlobalFoundries.☆58Aug 28, 2023Updated 3 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- 8x PLL Clock Multiplier PLL Design with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving…☆18Jul 21, 2022Updated 4 years ago