skuep / GDS3DLinks
Fork from https://sourceforge.net/projects/gds3d
☆68Updated last year
Alternatives and similar repositories for GDS3D
Users that are interested in GDS3D are comparing it to the libraries listed below
Sorting:
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆126Updated 2 years ago
- GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input …☆239Updated last year
- Qrouter detail router for digital ASIC designs☆57Updated 3 weeks ago
- ☆56Updated 2 years ago
- ADMS is a code generator for some of Verilog-A☆102Updated 3 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆126Updated last week
- Cadence Virtuoso Design Management System☆36Updated 3 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆63Updated this week
- BAG framework☆41Updated last year
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆103Updated last year
- A tiny Python package to parse spice raw data files.☆53Updated 2 years ago
- ☆85Updated 3 years ago
- ☆94Updated 6 years ago
- MOSIS MPW Test Data and SPICE Models Collections☆39Updated 5 years ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆221Updated last year
- ☆113Updated 4 years ago
- Read Spectre PSF files☆69Updated this week
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆26Updated 6 years ago
- An open source PDK using TIGFET 10nm devices.☆54Updated 2 years ago
- Verilog-A simulation models☆89Updated last month
- skywater 130nm pdk☆37Updated last week
- Open Source PHY v2☆31Updated last year
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆33Updated 4 years ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆49Updated 3 months ago
- A complete open-source design-for-testing (DFT) Solution☆169Updated 3 months ago
- ☆43Updated 9 months ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Updated 10 months ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆66Updated last week
- BAG2 workspace for fake PDK (cds_ff_mpt)☆59Updated 5 years ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago