skuep / GDS3DLinks
Fork from https://sourceforge.net/projects/gds3d
☆68Updated last year
Alternatives and similar repositories for GDS3D
Users that are interested in GDS3D are comparing it to the libraries listed below
Sorting:
- GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input …☆229Updated last year
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆123Updated 2 years ago
- ☆93Updated 6 years ago
- ADMS is a code generator for some of Verilog-A☆99Updated 2 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆121Updated last week
- Qrouter detail router for digital ASIC designs☆56Updated 4 months ago
- ☆164Updated 4 years ago
- Cadence Virtuoso Design Management System☆36Updated 2 years ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆48Updated last month
- BAG framework☆41Updated last year
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆56Updated 2 weeks ago
- ☆55Updated last year
- LAYout with Gridded Objects☆29Updated 5 years ago
- Inter Process Communication (IPC) between Python and Cadence Virtuoso☆79Updated 8 years ago
- This repository is an open-source version of SKY130 to help facilitate use of Cadence Design System tools for use with Skywater 130 Proce…☆24Updated 2 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆68Updated 5 months ago
- skywater 130nm pdk☆32Updated last week
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Updated 7 months ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆64Updated last month
- MOSIS MPW Test Data and SPICE Models Collections☆38Updated 5 years ago
- Open source process design kit for 28nm open process☆60Updated last year
- Some simple examples for the Magic VLSI physical chip layout tool.☆30Updated 4 years ago
- A tiny Python package to parse spice raw data files.☆53Updated 2 years ago
- ☆83Updated 2 years ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆217Updated 10 months ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆162Updated 2 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆33Updated 3 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆31Updated 4 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆72Updated 2 years ago
- Primitives for GF180MCU provided by GlobalFoundries.☆51Updated 2 years ago