skuep / GDS3D
Fork from https://sourceforge.net/projects/gds3d
☆65Updated 3 months ago
Related projects: ⓘ
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆110Updated last year
- Cadence Virtuoso Design Management System☆32Updated last year
- Qrouter detail router for digital ASIC designs☆56Updated last year
- BAG framework☆41Updated last month
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆36Updated 5 months ago
- GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input …☆195Updated last month
- Inter Process Communication (IPC) between Python and Cadence Virtuoso☆74Updated 7 years ago
- KLayout technology files for Skywater SKY130☆37Updated last year
- cdsAsync: An Asynchronous VLSI Toolset & Schematic Library☆25Updated 5 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆105Updated last month
- Read Spectre PSF files☆49Updated 4 months ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆56Updated this week
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆48Updated 2 months ago
- An OASIS and GDS2 (chip layout format) binary dump tool for debugging☆37Updated 6 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆52Updated 4 years ago
- Simple 3D layout viewer for KLayout (Salt package)☆18Updated 5 years ago
- my cadence/virtuoso/icfb skill functions develloped over the years☆113Updated 3 weeks ago
- ☆52Updated 11 months ago
- MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System☆28Updated 7 years ago
- ☆18Updated this week
- A Python and SKILL Framework for Cadence Virtuoso☆32Updated 6 months ago
- ☆66Updated this week
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆45Updated 5 months ago
- Converts GDSII files to STL files.☆35Updated 9 months ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆52Updated 3 weeks ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆36Updated 2 months ago
- ☆35Updated this week
- How to correctly write a flicker-noise model for RF simulation.☆19Updated last year
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆27Updated 9 years ago