skuep / GDS3D
Fork from https://sourceforge.net/projects/gds3d
☆68Updated 10 months ago
Alternatives and similar repositories for GDS3D:
Users that are interested in GDS3D are comparing it to the libraries listed below
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆116Updated last month
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆118Updated 2 years ago
- Qrouter detail router for digital ASIC designs☆57Updated last month
- BAG framework☆40Updated 9 months ago
- Cadence Virtuoso Design Management System☆34Updated 2 years ago
- Inter Process Communication (IPC) between Python and Cadence Virtuoso☆78Updated 8 years ago
- A tiny Python package to parse spice raw data files.☆52Updated 2 years ago
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆43Updated last week
- ☆142Updated 3 years ago
- ☆54Updated last year
- Read Spectre PSF files☆61Updated last month
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆62Updated this week
- Intel's Analog Detailed Router☆38Updated 5 years ago
- KLayout technology files for Skywater SKY130☆39Updated last year
- Educational Design Kit for Synopsys Tools with a set of Characterized Standard Cell Library☆33Updated 3 years ago
- How to correctly write a flicker-noise model for RF simulation.☆20Updated 2 years ago
- GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input …☆221Updated 8 months ago
- cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library☆25Updated 5 years ago
- Skywater 130nm Klayout Device Generators PDK☆31Updated 9 months ago
- This repository is for (pre-)release versions of the Revolution EDA.☆42Updated 2 weeks ago
- An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.☆23Updated 4 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆55Updated 4 years ago
- ☆44Updated 5 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆53Updated this week
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆62Updated last month
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- Open Source PHY v2☆28Updated last year
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆31Updated 9 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 3 years ago