Alternatives and similar repositories for gem5_data_proc

Users that are interested in gem5_data_proc are comparing it to the libraries listed below

• OpenXiangShan / GEM5
  ☆109Updated this week
• qiyancos / gem5-with-chinese-comment
  Gem5 with chinese comment and introduction (master) and some other std gem5 version.
  ☆42Updated 3 years ago
• lshpku / hwd-prefetch-study
  A Study of the SiFive Inclusive L2 Cache
  ☆68Updated last year
• lshpku / gem5-fs-handbook
  gem5 FS模式实验手册
  ☆44Updated 2 years ago
• cry-daniel / Computer-Architecture-Learning
  ☆65Updated 2 years ago
• dhschall / gem5-fdp
  Development repository for Fetch Directed Instruction Prefetching (FDP) in gem5
  ☆26Updated this week
• agusnt / Berti-Artifact
  An artifact for Berti: an Accurate and Timely Local-Delta Data Prefetcher
  ☆33Updated 2 years ago
• Jpz-sdju / trinity
  ☆30Updated 3 months ago
• wshenyi / EECS-470-FinalProject
  A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.
  ☆15Updated 3 years ago
• ConvolutedDog / gpgpu-sim-comments
  GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。
  ☆26Updated 10 months ago
• lizhirui / DreamCoreV2
  ☆22Updated 2 years ago
• OSCPU / chisel-playground
  ☆67Updated 8 months ago
• JamesAslan / MicroArchBench
  ☆74Updated last year
• eric-rotenberg / CVP
  Championship Value Prediction (CVP) simulator.
  ☆17Updated 4 years ago
• gem5 / gem5-resources
  The official repository for the gem5 resources sources.
  ☆73Updated last week
• xinchen13 / gem5-noc
  NoC simulation using gem5 (a simple tul)
  ☆12Updated last year
• OSCPU / yosys-sta
  ☆84Updated 6 months ago
• ysyx-ta / ysyx-summer-readings
  ☆67Updated last year
• RoyanTuscano / -TAGE-based-Predictor-Verilog-Code
  Verilog Implementation of TAGE based predictor by Andre Seznec and Pierre Michaud
  ☆21Updated 7 years ago
• tukl-msd / gem5.TnT
  gem5 Tips & Tricks
  ☆70Updated 5 years ago
• pranith / qpoints
  Qemu tracing plugin using SimPoints
  ☆17Updated last year
• OSCPU-Zhoushan / Zhoushan
  Open Source Chip Project by University (OSCPU) - Zhoushan Core
  ☆53Updated 3 years ago
• sifferman / labs-with-cva6
  Advanced Architecture Labs with CVA6
  ☆69Updated last year
• CMU-SAFARI / Hermes
  A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…
  ☆75Updated last month
• tastynoob / aura-core
  "aura" my super-scalar O3 cpu core
  ☆24Updated last year
• dhschall / LLBP
  Branch predictor simulation framework for the Last-Level Branch Predictor
  ☆28Updated last year
• hpsresearchgroup / scarab
  Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator
  ☆81Updated last month
• OSCPU / ysyxSoC
  ☆89Updated last month
• sangjae4309 / gem5-ramulator2
  This repository integrates gem5 with Ramulator2, allowing gem5 to use Ramulator2 as its DRAM memory model. With the provided materials an…
  ☆12Updated 4 months ago
• chenhaoc / ESL_Learning
  some knowleage about SystemC/TLM etc.
  ☆26Updated 2 years ago