Alternatives and similar repositories for learn-git-the-not-so-super-hard-way

Users that are interested in learn-git-the-not-so-super-hard-way are comparing it to the libraries listed below

• CircuitCoder / ld.meow.so
  Toy ELF dynlinker & interp
  ☆10Updated 11 months ago
• meow-chip / MeowRouter
  A hardware accelerated IP packet forwarder running on programmable ICs
  ☆16Updated 2 years ago
• taoky / ayano
  Follow nginx log, and find out bad guys!
  ☆20Updated 2 months ago
• OpenRigil / openrigil-rtl
  Open-source RISC-V cryptographic hardware token, RTL repo
  ☆19Updated 2 years ago
• thu-cs-lab / JieLabs-Web
  Backend & Frontend for JieLabs
  ☆22Updated 2 years ago
• CircuitCoder / cidr-calc
  CIDR union / subtraction
  ☆14Updated 3 months ago
• CircuitCoder / MeoWave
  ☆10Updated last year
• jiegec / SPECCPU2017Harmony
  Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT
  ☆15Updated 4 months ago
• dramforever / ixayoi
  (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog
  ☆12Updated 3 years ago
• ZenithalHourlyRate / naming
  ☆11Updated last year
• CircuitCoder / MeowRust
  Relaxed Rust (for cats)
  ☆16Updated 5 years ago
• jiegec / kb
  My knowledge base
  ☆53Updated this week
• jiegec / verilog-lang
  A hand-written recursive decent Verilog parser.
  ☆11Updated 2 years ago
• ziyao233 / barv
  RISC-V VM in Bash
  ☆24Updated last month
• KireinaHoro / khtcp
  PKU CompNet'19 Lab 2 - Homebrew TCP
  ☆12Updated 5 years ago
• CircuitCoder / mill
  RV32I by cats
  ☆16Updated last year
• jiegec / chisel-memory-lower
  Lower chisel memories to SRAM macros
  ☆12Updated last year
• thu-cs-lab / jieplag
  Plagiarism detection tool in Rust (inspired by Stanford Moss)
  ☆50Updated last month
• jiegec / verilog-format
  A naive verilog/systemverilog formatter
  ☆21Updated 2 months ago
• summivox / thu-scratch
  清华成绩刮刮乐
  ☆19Updated 11 years ago
• cyyself / cyyrv64
  My RV64 CPU (Work in progress)
  ☆19Updated 2 years ago
• thu-cs-lab / TCP-Lab-Docs
  Documentation for TCP Lab
  ☆12Updated last week
• SharzyL / parenthesis-balancer
  A telegram bot to balance parenthesis in the world
  ☆16Updated 2 months ago
• SharzyL / rt
  Yet another raytracer
  ☆8Updated 2 years ago
• CircuitCoder / ChannelOS
  What if everything is a io_uring?
  ☆16Updated 2 years ago
• thu-cs-lab / verilog-coding-standard
  Recommended coding standard of Verilog and SystemVerilog.
  ☆34Updated 3 years ago
• Harry-Chen / HERMES
  HERMES: sHallow dirEctory stRucture Many-filE fileSystem
  ☆20Updated 5 years ago
• CircuitCoder / MeowThink
  A mini (consistent-wannabe) proof-assistant with power roughly equivalent to intelligence of a two month old cat
  ☆17Updated 3 years ago
• b1f6c1c4 / why-i-gave-up-using-windows
  全方位控诉Windows的使用和开发体验
  ☆12Updated 4 years ago
• dramforever / urvirt
  User-mode trap-and-emulate hypervisor for RISC-V
  ☆13Updated 3 years ago