Alternatives and similar repositories for learn-git-the-not-so-super-hard-way

Users that are interested in learn-git-the-not-so-super-hard-way are comparing it to the libraries listed below

• meow-chip / MeowRouter
  A hardware accelerated IP packet forwarder running on programmable ICs
  ☆15Updated 2 years ago
• OpenRigil / openrigil-rtl
  Open-source RISC-V cryptographic hardware token, RTL repo
  ☆20Updated 3 years ago
• ZenithalHourlyRate / naming
  ☆11Updated last year
• taoky / ayano
  Follow nginx log, and find out bad guys!
  ☆23Updated this week
• CircuitCoder / MeowRust
  Relaxed Rust (for cats)
  ☆14Updated 5 years ago
• dramforever / urvirt
  User-mode trap-and-emulate hypervisor for RISC-V
  ☆14Updated 3 years ago
• cyyself / cyyrv64
  My RV64 CPU (Work in progress)
  ☆19Updated 2 years ago
• KireinaHoro / khtcp
  PKU CompNet'19 Lab 2 - Homebrew TCP
  ☆12Updated 5 years ago
• b1f6c1c4 / why-i-gave-up-using-windows
  全方位控诉Windows的使用和开发体验
  ☆12Updated 5 years ago
• jiegec / kb
  My knowledge base
  ☆72Updated last week
• jiegec / verilog-format
  A naive verilog/systemverilog formatter
  ☆21Updated 7 months ago
• CircuitCoder / mill
  RV32I by cats
  ☆15Updated 2 years ago
• b1f6c1c4 / creepy-git-repo
  A git repo that is creepy
  ☆15Updated 5 years ago
• thu-cs-lab / JieLabs-Web
  Backend & Frontend for JieLabs
  ☆22Updated 2 years ago
• dramforever / ixayoi
  (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog
  ☆12Updated 4 years ago
• jiegec / SPECCPU2017Harmony
  Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT
  ☆28Updated 4 months ago
• z4yx / vivado-docker
  Dockerfile with Vivado for CI
  ☆27Updated 5 years ago
• summivox / thu-scratch
  清华成绩刮刮乐
  ☆19Updated 11 years ago
• CircuitCoder / cidr-calc
  CIDR union / subtraction
  ☆14Updated 2 weeks ago
• thu-cs-lab / jieplag
  Plagiarism detection tool in Rust (inspired by Stanford Moss)
  ☆53Updated 2 months ago
• jiegec / verilog-lang
  A hand-written recursive decent Verilog parser.
  ☆10Updated 3 years ago
• jiegec / learn_tsinghua_app
  网络学堂 PC 端 App
  ☆21Updated 2 years ago
• jiegec / naiverouter
  A router IP written in Verilog.
  ☆12Updated 5 years ago
• ziyao233 / barv
  RISC-V VM in Bash
  ☆29Updated 7 months ago
• tuna / artwork
  tuna artwork
  ☆27Updated last month
• thu-cs-lab / Router-Lab-Docs
  Documentation for Router Lab
  ☆69Updated 3 weeks ago
• meow-chip / MeowV64
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆61Updated 3 years ago
• SharzyL / parenthesis-balancer
  A telegram bot to balance parenthesis in the world
  ☆15Updated 3 months ago
• twd2 / fpga-nat64
  A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.
  ☆30Updated 5 years ago
• Harry-Chen / HERMES
  HERMES: sHallow dirEctory stRucture Many-filE fileSystem
  ☆20Updated 6 years ago