Alternatives and similar repositories for learn-git-the-not-so-super-hard-way

Users that are interested in learn-git-the-not-so-super-hard-way are comparing it to the libraries listed below

• OpenRigil / openrigil-rtl
  Open-source RISC-V cryptographic hardware token, RTL repo
  ☆20Updated 3 years ago
• meow-chip / MeowRouter
  A hardware accelerated IP packet forwarder running on programmable ICs
  ☆15Updated 2 years ago
• ZenithalHourlyRate / naming
  ☆11Updated last year
• taoky / ayano
  Follow nginx log, and find out bad guys!
  ☆23Updated 2 weeks ago
• b1f6c1c4 / why-i-gave-up-using-windows
  全方位控诉Windows的使用和开发体验
  ☆12Updated 5 years ago
• jiegec / SPECCPU2017Harmony
  Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT
  ☆32Updated 6 months ago
• ziyao233 / barv
  RISC-V VM in Bash
  ☆29Updated 9 months ago
• SharzyL / parenthesis-balancer
  A telegram bot to balance parenthesis in the world
  ☆15Updated 5 months ago
• jiegec / kb
  My knowledge base
  ☆76Updated last week
• summivox / thu-scratch
  清华成绩刮刮乐
  ☆20Updated 11 years ago
• cyyself / cyyrv64
  My RV64 CPU (Work in progress)
  ☆19Updated 3 years ago
• b1f6c1c4 / creepy-git-repo
  A git repo that is creepy
  ☆15Updated 5 years ago
• tuna / artwork
  tuna artwork
  ☆27Updated 3 months ago
• CircuitCoder / MeowRust
  Relaxed Rust (for cats)
  ☆14Updated 6 years ago
• dramforever / ixayoi
  (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog
  ☆12Updated 4 years ago
• dramforever / urvirt
  User-mode trap-and-emulate hypervisor for RISC-V
  ☆14Updated 3 years ago
• jiegec / verilog-format
  A naive verilog/systemverilog formatter
  ☆21Updated 9 months ago
• KireinaHoro / khtcp
  PKU CompNet'19 Lab 2 - Homebrew TCP
  ☆12Updated 6 years ago
• CircuitCoder / mill
  RV32I by cats
  ☆15Updated 2 years ago
• thu-cs-lab / jieplag
  Plagiarism detection tool in Rust (inspired by Stanford Moss)
  ☆54Updated 4 months ago
• jiegec / verilog-lang
  A hand-written recursive decent Verilog parser.
  ☆10Updated 3 years ago
• thu-cs-lab / JieLabs-Web
  Backend & Frontend for JieLabs
  ☆22Updated 2 years ago
• ustclug / documentations
  LUG @ USTC Technical Documentation
  ☆22Updated 3 weeks ago
• CircuitCoder / cidr-calc
  CIDR union / subtraction
  ☆14Updated last week
• meow-chip / MeowV64
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆61Updated 3 years ago
• fandahao17 / FPGAOL-Examples
  Example programs for FPGAOL
  ☆14Updated 4 years ago
• thu-cs-lab / Router-Lab-Docs
  Documentation for Router Lab
  ☆70Updated last month
• plctlab / plct-toolbox
  PLCT工具箱
  ☆30Updated 3 years ago
• Apache553 / ssh-agent-bridge
  A tool that enable multiple ssh client implementations to use a common ssh agent on Windows.
  ☆68Updated 4 years ago
• YAVGroup / Verilog-OJ
  Online judge server for Verilog | verilogoj.ustc.edu.cn
  ☆82Updated last month