Alternatives and similar repositories for viper

Users that are interested in viper are comparing it to the libraries listed below

• vherdt / riscv-vp
  RISC-V Virtual Prototype
  ☆44Updated 3 years ago
• accellera-official / systemc-common-practices
  SystemC Common Practices (SCP)
  ☆28Updated 7 months ago
• machineware-gmbh / vcml
  A modeling library with virtual components for SystemC and TLM simulators
  ☆160Updated last week
• quic / qbox
  Qbox
  ☆59Updated last week
• ics-jku / riscv-vp-plusplus
  RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…
  ☆38Updated 3 weeks ago
• Xilinx / systemctlm-cosim-demo
  QEMU libsystemctlm-soc co-simulation demos.
  ☆149Updated last month
• Doulos / SystemC-Engine
  Explore the behavior SystemC kernel event-driven simulator (aka "the engine")
  ☆11Updated last year
• rick-heig / zynq7-cosim
  ☆15Updated 5 years ago
• openhwgroup / tristan-isolde-unified-access-page
  Unified Access Page for the TRISTAN project
  ☆17Updated this week
• accellera-official / cci
  SystemC Configuration, Control and Inspection (CCI)
  ☆17Updated last month
• Minres / SystemC-Components
  A SystemC productivity library: https://minres.github.io/SystemC-Components/
  ☆107Updated last week
• socrocket / core
  SoCRocket - Core Repository
  ☆37Updated 8 years ago
• janweinstock / or1kmvp
  An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM
  ☆12Updated 3 months ago
• anikau31 / systemc-clang
  This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.
  ☆82Updated 9 months ago
• riscvarchive / riscv-eabi-spec
  Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.
  ☆27Updated 4 years ago
• accellera-official / PySysC
  Public repository for PySysC, (From SC Common Practices Subgroup)
  ☆52Updated last year
• nvdla / qbox
  NVDLA modifications for GreenSocs qbox (https://git.greensocs.com/qemu/qbox)
  ☆24Updated 6 years ago
• systemc / uvmc
  Connecting SystemC with SystemVerilog
  ☆41Updated 13 years ago
• agra-uni-bremen / riscv-freertos
  FreeRTOS port for the RISC-V Virtual Prototype
  ☆14Updated 4 years ago
• Xilinx / pcie-model
  PCI Express controller model
  ☆59Updated 2 years ago
• os-fpga / FOEDAG
  Framework Open EDA Gui
  ☆68Updated 7 months ago
• Minres / SCViewer
  Online documentation can be found at https://minres.github.io/SCViewer/
  ☆16Updated last year
• lewiz-support / LMAC_CORE2
  LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G
  ☆39Updated 2 years ago
• semidynamics / OpenVectorInterface
  Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit
  ☆37Updated 3 years ago
• riscv-verification / RVVI
  RISC-V Verification Interface
  ☆97Updated last month
• missinglinkelectronics / fpga-vbs
  Vivado build system
  ☆69Updated 6 months ago
• Xilinx / chipscopy
  ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…
  ☆57Updated last week
• Minres / SystemC-Quickstart
  A simple C++ CMake project to jump-start development of SystemC models and systems
  ☆26Updated 7 months ago
• pulp-platform / trace_debugger
  Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.
  ☆19Updated last year
• polarfire-soc / hart-software-services
  PolarFire SoC hart software services
  ☆45Updated this week