Remote JTAG server for remote debugging
☆43Dec 31, 2025Updated 2 months ago
Alternatives and similar repositories for jtag-remote-server
Users that are interested in jtag-remote-server are comparing it to the libraries listed below
Sorting:
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated last month
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 2 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- A 3d printed case design for Lichee Pi 4A☆11May 13, 2023Updated 2 years ago
- Open-Source EDA workshop for RISC-V community☆12Jul 27, 2022Updated 3 years ago
- Backend & Frontend for JieLabs☆22Mar 3, 2023Updated 3 years ago
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 3 years ago
- User-mode trap-and-emulate hypervisor for RISC-V☆14Feb 11, 2022Updated 4 years ago
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆16Jan 8, 2026Updated last month
- Relaxed Rust (for cats)☆14Nov 20, 2019Updated 6 years ago
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 4 months ago
- ☆17Mar 17, 2022Updated 3 years ago
- ☆12Jul 3, 2018Updated 7 years ago
- A naive verilog/systemverilog formatter☆21Mar 22, 2025Updated 11 months ago
- My RV64 CPU (Work in progress)☆19Dec 22, 2022Updated 3 years ago
- 计算机组成原理课程32位监控程序☆50Jun 2, 2020Updated 5 years ago
- Rcore Virtual Machine☆115Mar 6, 2024Updated last year
- My knowledge base☆80Updated this week
- ☆10Nov 12, 2019Updated 6 years ago
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆16Jan 26, 2020Updated 6 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- Booting multi-processors on x86 bare-metal.☆12Feb 25, 2022Updated 4 years ago
- Linux porting to NonTrivialMIPS (based on linux-stable)☆12Aug 17, 2019Updated 6 years ago
- 计算机组成原理课程 RISC-V 监控程序，支持 32 位和 64 位☆127Dec 4, 2025Updated 3 months ago
- Documentation for Router Lab☆70Nov 19, 2025Updated 3 months ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated last year
- USB Type-C serial adapter powered by WCH/FTDI chips☆11Jul 7, 2019Updated 6 years ago
- Compiling finite generators to digital logic. WIP☆13Aug 24, 2020Updated 5 years ago
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆11Dec 20, 2013Updated 12 years ago
- A suite of simple programs to test Intels' TSX extension☆14May 13, 2017Updated 8 years ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆13Jan 4, 2021Updated 5 years ago
- Binary translation in Rust☆13Jun 22, 2020Updated 5 years ago
- A small app to generate a long path in traceroute.☆32Jan 9, 2026Updated last month
- Plagiarism detection tool in Rust (inspired by Stanford Moss)☆54Sep 12, 2025Updated 5 months ago
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- PKU CompNet'19 Lab 2 - Homebrew TCP☆12Nov 29, 2019Updated 6 years ago
- Generate graphviz dot files from InfiniBand topology dumps.☆16Feb 11, 2024Updated 2 years ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Sep 18, 2024Updated last year