jiegec/jtag-remote-server external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

jiegec/jtag-remote-server

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/jiegec/jtag-remote-server)

Close

jiegec / jtag-remote-serverView on GitHubMore

• External links
• Readme badge

Remote JTAG server for remote debugging

☆44Dec 31, 2025Updated 2 months ago

Alternatives and similar repositories for jtag-remote-server

Users that are interested in jtag-remote-server are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• jiegec / verilog-lang

  View on GitHub
  A hand-written recursive decent Verilog parser.
  ☆10Jan 30, 2026Updated last month
• monkey2000 / LPi4A-Case

  View on GitHub
  A 3d printed case design for Lichee Pi 4A
  ☆11May 13, 2023Updated 2 years ago
• cnrv / OSEDA

  View on GitHub
  Open-Source EDA workshop for RISC-V community
  ☆12Jul 27, 2022Updated 3 years ago
• meow-chip / MeowV64

  View on GitHub
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆61Feb 17, 2022Updated 4 years ago
• jiegec / rvv-kernels

  View on GitHub
  Implements kernels with RISC-V Vector
  ☆22Mar 24, 2023Updated 3 years ago
• thu-cs-lab / JieLabs-Web

  View on GitHub
  Backend & Frontend for JieLabs
  ☆22Mar 3, 2023Updated 3 years ago
• dramforever / urvirt

  View on GitHub
  User-mode trap-and-emulate hypervisor for RISC-V
  ☆14Feb 11, 2022Updated 4 years ago
• jlublin / xvcd_server

  View on GitHub
  Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters
  ☆11Dec 20, 2013Updated 12 years ago
• Oyami-Srk / RISCV-GDB-Paging

  View on GitHub
  Paging Debug tool for GDB using python
  ☆13Jun 4, 2022Updated 3 years ago
• jiegec / rocket-chip-vcu128

  View on GitHub
  Run Rocket Chip on VCU128
  ☆30Oct 21, 2025Updated 5 months ago
• abs-tudelft / Tydi-Chisel

  View on GitHub
  ☆20Mar 3, 2026Updated 3 weeks ago
• rcore-os / x86-smpboot

  View on GitHub
  Booting multi-processors on x86 bare-metal.
  ☆12Feb 25, 2022Updated 4 years ago
• z4yx / supervisor-mips32

  View on GitHub
  计算机组成原理课程32位监控程序
  ☆50Jun 2, 2020Updated 5 years ago
• ljwljwljwljw / DiplomaticBackend

  View on GitHub
  ☆17Mar 17, 2022Updated 4 years ago
• cyyself / cyyrv64

  View on GitHub
  My RV64 CPU (Work in progress)
  ☆19Dec 22, 2022Updated 3 years ago
• CircuitCoder / MeowRust

  View on GitHub
  Relaxed Rust (for cats)
  ☆14Nov 20, 2019Updated 6 years ago
• NickCao / netboot

  View on GitHub
  ☆15Mar 15, 2026Updated last week
• dramforever / ixayoi

  View on GitHub
  (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog
  ☆12Sep 9, 2021Updated 4 years ago
• rcore-os / RVM

  View on GitHub
  Rcore Virtual Machine
  ☆115Mar 6, 2024Updated 2 years ago
• jiegec / kb

  View on GitHub
  My knowledge base
  ☆84Updated this week
• mortbopet / mlir-interactive

  View on GitHub
  Qt based UI for visual and interactive composition and execution of MLIR compilation flows.
  ☆12Apr 29, 2022Updated 3 years ago
• atrosinenko / memtest86-plus-riscv

  View on GitHub
  Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)
  ☆16Jan 26, 2020Updated 6 years ago
• jeanthom / jtaginabox

  View on GitHub
  JTAG in a box : easy JTAG for router flashing, recovery and many more use cases !
  ☆13Dec 17, 2018Updated 7 years ago
• lxfontes / tcp2sctp

  View on GitHub
  Diameter TCP to SCTP proxy
  ☆13Feb 4, 2012Updated 14 years ago
• ThePerfectComputer / FastWaveBackend

  View on GitHub
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆50Dec 30, 2024Updated last year
• Disasm / avatar-rs

  View on GitHub
  ☆18Aug 20, 2022Updated 3 years ago
• jiegec / verilog-format

  View on GitHub
  A naive verilog/systemverilog formatter
  ☆21Mar 22, 2025Updated last year
• LvNA-system / EasyDiff-noop

  View on GitHub
  ☆10Nov 12, 2019Updated 6 years ago
• jiegec / apple-pmu

  View on GitHub
  Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS
  ☆16Mar 6, 2026Updated 2 weeks ago
• XUANTIE-RV / thead-extension-spec

  View on GitHub
  XuanTie vendor extension Instruction Set spec
  ☆44May 30, 2025Updated 9 months ago
• r00t4dm / CVE-2020-27955

  View on GitHub
  ☆17Nov 24, 2020Updated 5 years ago
• ZenithalHourlyRate / learn-git-the-not-so-super-hard-way

  View on GitHub
  ☆17Apr 3, 2022Updated 3 years ago
• KireinaHoro / khemu

  View on GitHub
  Binary translation in Rust
  ☆13Jun 22, 2020Updated 5 years ago
• xddxdd / route-chain

  View on GitHub
  A small app to generate a long path in traceroute.
  ☆32Jan 9, 2026Updated 2 months ago
• nhynes / chisel3-axi

  View on GitHub
  Chisel3 AXI4-{Lite, Full, Stream} Definitions
  ☆15Dec 31, 2018Updated 7 years ago
• BerkeleyLab / XVC-FTDI-JTAG

  View on GitHub
  Xilinx virtual cable server for generic FTDI 4232H.
  ☆61Feb 9, 2024Updated 2 years ago
• dramforever / finlog

  View on GitHub
  Compiling finite generators to digital logic. WIP
  ☆13Aug 24, 2020Updated 5 years ago
• Enter-tainer / wavy

  View on GitHub
  Run wavedrom in typst
  ☆18Apr 9, 2025Updated 11 months ago
• CircuitCoder / mill

  View on GitHub
  RV32I by cats
  ☆15Sep 4, 2023Updated 2 years ago