Remote JTAG server for remote debugging
☆45Dec 31, 2025Updated 4 months ago
Alternatives and similar repositories for jtag-remote-server
Users that are interested in jtag-remote-server are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated 3 months ago
- A 3d printed case design for Lichee Pi 4A☆11May 13, 2023Updated 2 years ago
- Open-Source EDA workshop for RISC-V community☆12Jul 27, 2022Updated 3 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Backend & Frontend for JieLabs☆22Mar 3, 2023Updated 3 years ago
- User-mode trap-and-emulate hypervisor for RISC-V☆14Feb 11, 2022Updated 4 years ago
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆11Dec 20, 2013Updated 12 years ago
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 3 years ago
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 6 months ago
- ☆20Mar 3, 2026Updated 2 months ago
- Booting multi-processors on x86 bare-metal.☆12Feb 25, 2022Updated 4 years ago
- 计算机组成原理课程32位监控程序☆51Jun 2, 2020Updated 5 years ago
- ☆17Mar 17, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- My RV64 CPU (Work in progress)☆19Dec 22, 2022Updated 3 years ago
- ☆12Jul 3, 2018Updated 7 years ago
- Relaxed Rust (for cats)☆14Nov 20, 2019Updated 6 years ago
- ☆15Updated this week
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- Rcore Virtual Machine☆115Mar 6, 2024Updated 2 years ago
- Qt based UI for visual and interactive composition and execution of MLIR compilation flows.☆13Apr 29, 2022Updated 4 years ago
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆16Jan 26, 2020Updated 6 years ago
- Diameter TCP to SCTP proxy☆13Feb 4, 2012Updated 14 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆18Aug 20, 2022Updated 3 years ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆50Dec 30, 2024Updated last year
- A naive verilog/systemverilog formatter☆21Apr 2, 2026Updated last month
- My knowledge base☆92Updated this week
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆16Mar 25, 2026Updated last month
- ☆10Nov 12, 2019Updated 6 years ago
- XuanTie vendor extension Instruction Set spec☆45May 30, 2025Updated 11 months ago
- ☆17Nov 24, 2020Updated 5 years ago
- ☆17Apr 3, 2022Updated 4 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Documentation for Router Lab☆72Apr 26, 2026Updated last week
- A small app to generate a long path in traceroute.☆33Jan 9, 2026Updated 3 months ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- Xilinx virtual cable server for generic FTDI 4232H.☆63Feb 9, 2024Updated 2 years ago
- 计算机组成原理课程 RISC-V 监控程序，支持 32 位和 64 位☆127Dec 4, 2025Updated 5 months ago
- Compiling finite generators to digital logic. WIP☆13Aug 24, 2020Updated 5 years ago
- GDSII file format links☆14May 4, 2020Updated 6 years ago