RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
☆34May 26, 2026Updated this week
Alternatives and similar repositories for Toooba
Users that are interested in Toooba are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CHERI ISA Specification☆25Mar 13, 2026Updated 2 months ago
- CHERI-RISC-V model written in Sail☆66Jul 10, 2025Updated 10 months ago
- Testing processors with Random Instruction Generation☆58Jan 13, 2026Updated 4 months ago
- QEMU with support for CHERI☆68May 22, 2026Updated last week
- ForSyDe's Haskell-embedded Domain Specific Language☆12Apr 10, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆17Mar 17, 2022Updated 4 years ago
- Bazel build rules for compiling Verilog☆22Mar 4, 2024Updated 2 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆54Mar 30, 2026Updated 2 months ago
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated last year
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- Lightweight Chisel template☆13May 30, 2020Updated 5 years ago
- This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…☆109Updated this week
- An AVR Arduino bootloader that supports uploads over Ethernet (via TFTP) and Serial.☆14Mar 25, 2022Updated 4 years ago
- Open Source Software modified or written by Tetrane https://www.tetrane.com for the REVEN product.☆21Feb 9, 2023Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆187Apr 4, 2026Updated last month
- PineTab2 mainline kernel sources, with patches☆14Jun 22, 2025Updated 11 months ago
- GIAnT, the Generic Implementation ANalysis Toolkit☆12Jul 4, 2018Updated 7 years ago
- 2022 USTC 011705 (OSH) Course Project of Runikraft Group☆13Jul 22, 2022Updated 3 years ago
- Demo board for TT04 and beyond☆34Jan 12, 2026Updated 4 months ago
- ☆13Oct 8, 2021Updated 4 years ago
- ☆15Jul 7, 2020Updated 5 years ago
- ePIC (Embedded PIC) example: kernel and relocatable loadable app☆14Oct 27, 2023Updated 2 years ago
- Mini RISC-V toolchain for Linux consisting of compiler, simulator and disassembler.☆12Sep 29, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V BSV Specification☆24Apr 28, 2026Updated last month
- Miniature Haskell interactive environment for my kids to play around with☆13Aug 28, 2018Updated 7 years ago
- Reference implementations of the GIMLI permutation☆15Jul 9, 2017Updated 8 years ago
- ☆18Sep 4, 2023Updated 2 years ago
- Cheap glibc knockoff☆42Apr 28, 2026Updated last month
- ☆20May 8, 2012Updated 14 years ago
- Scripts to automate building linux images for my emulator riscv_em☆16Oct 24, 2023Updated 2 years ago
- 21Summer-VE370-Intro-to-Computer-Organization-Projects: -Project1: RISC-V Assembly, simluating c code. -Project2: 1.RISC-V64 sin…☆14Apr 11, 2023Updated 3 years ago
- A framework for FPGA emulation of mixed-signal systems☆39Jul 28, 2021Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Mar 10, 2026Updated 2 months ago
- Verilog development and verification project for HOL4☆28Apr 25, 2025Updated last year
- RISC-V Security HC admin repo☆17Jan 7, 2025Updated last year
- NVDLA modifications for GreenSocs models/simple_cpu (https://git.greensocs.com/models/simple_cpu)☆22Aug 23, 2018Updated 7 years ago
- ☆16May 28, 2024Updated 2 years ago
- A collection of useful scripts for creating various disk and fs topologies☆11Jun 19, 2025Updated 11 months ago
- ☆17Aug 16, 2023Updated 2 years ago