RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
☆33Sep 4, 2026Updated this week
Alternatives and similar repositories for Toooba
Users that are interested in Toooba are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆12Apr 28, 2026Updated 4 months ago
- QEMU with support for CHERI☆68Jul 23, 2026Updated last month
- ☆15Jul 5, 2018Updated 8 years ago
- ☆17Mar 17, 2022Updated 4 years ago
- Bazel build rules for compiling Verilog☆22Mar 4, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Testing processors with Random Instruction Generation☆62Aug 21, 2026Updated 2 weeks ago
- Synthesisable SIMT-style RISC-V GPGPU☆58Mar 30, 2026Updated 5 months ago
- CHERI ISA Specification☆26Mar 13, 2026Updated 5 months ago
- ☆18Nov 19, 2020Updated 5 years ago
- Build config files for my rockchip yocto repo☆10Updated this week
- LiteX-based PCIe MITM, sniffing, fuzzing, device emulation☆20Feb 9, 2022Updated 4 years ago
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- Lightweight Chisel template☆13May 30, 2020Updated 6 years ago
- ☆12Aug 31, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆191Apr 4, 2026Updated 5 months ago
- Demo board for TT04 and beyond☆37Aug 29, 2026Updated last week
- inklayers is a command line program that exports layers from an SVG file. It can be used to create slide shows by editing a single SVG fi…☆12Sep 30, 2022Updated 3 years ago
- Personal projects, imported from svn.hylands.org☆16Aug 10, 2025Updated last year
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 10 years ago
- GIAnT, the Generic Implementation ANalysis Toolkit☆12Jul 4, 2018Updated 8 years ago
- CHERI C/C++ Programming Guide☆70Updated this week
- 2022 USTC 011705 (OSH) Course Project of Runikraft Group☆13Jul 22, 2022Updated 4 years ago
- ☆14Oct 8, 2021Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆16May 28, 2024Updated 2 years ago
- Command-line utility to return Zotero record field values given a Zotero select link, an item key, or even just a file attachment☆10Dec 23, 2023Updated 2 years ago
- RISC-V BSV Specification☆24Apr 28, 2026Updated 4 months ago
- Virtual development board for HDL design☆43Mar 31, 2023Updated 3 years ago
- ☆17Sep 4, 2023Updated 3 years ago
- ePIC (Embedded PIC) example: kernel and relocatable loadable app☆14Oct 27, 2023Updated 2 years ago
- Mini RISC-V toolchain for Linux consisting of compiler, simulator and disassembler.☆12Sep 29, 2022Updated 3 years ago
- Miniature Haskell interactive environment for my kids to play around with☆13Aug 28, 2018Updated 8 years ago
- A framework for FPGA emulation of mixed-signal systems☆39Jul 28, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog development and verification project for HOL4☆28Apr 25, 2025Updated last year
- Scripts to automate building linux images for my emulator riscv_em☆16Jul 27, 2026Updated last month
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Mar 10, 2026Updated 5 months ago
- ☆12Jun 29, 2022Updated 4 years ago
- FastPath_MP: An FPGA-based multi-path architecture for direct access from FPGA to NVMe SSD☆37Apr 20, 2021Updated 5 years ago
- RISC-V Security HC admin repo☆17Jan 7, 2025Updated last year
- ☆13Aug 10, 2014Updated 12 years ago