CTSRD-CHERI / TooobaLinks
RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
☆32Updated this week
Alternatives and similar repositories for Toooba
Users that are interested in Toooba are comparing it to the libraries listed below
Sorting:
- CHERI-RISC-V model written in Sail☆60Updated last week
- A time-predictable processor for mixed-criticality systems☆58Updated 7 months ago
- Testing processors with Random Instruction Generation☆38Updated 2 weeks ago
- RISC-V BSV Specification☆20Updated 5 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆35Updated 3 months ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Updated 4 years ago
- Fiber-based SystemVerilog Simulator.☆25Updated 2 years ago
- This repository contains the hardware design source files of the Hex Five X300 RISC-V SoC. The X300 is Hex Five's official reference HW p…☆30Updated last year
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆24Updated last year
- Consistency checker for memory subsystem traces☆22Updated 8 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- A scala based simulator for circuits described by a LoFirrtl file☆48Updated 2 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆47Updated last month
- Mutation Cover with Yosys (MCY)☆84Updated 2 weeks ago
- BSC Development Workstation (BDW)☆29Updated 7 months ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆12Updated 4 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆11Updated last year
- Hardware generator debugger☆74Updated last year
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆36Updated 3 months ago
- The specification for the FIRRTL language☆58Updated last week
- ☆32Updated 4 years ago
- This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…☆72Updated this week
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆80Updated this week
- Iodine: Verifying Constant-Time Execution of Hardware☆13Updated 4 years ago