Alternatives and similar repositories for hardware

Users that are interested in hardware are comparing it to the libraries listed below

• supranational / vdf-fpga
  Implementation of an RSA VDF evaluator targeting FPGAs.
  ☆49Updated 6 years ago
• scarv / xcrypto
  XCrypto: a cryptographic ISE for RISC-V
  ☆92Updated 3 years ago
• ZcashFoundation / zcash-fpga
  Zcash FPGA acceleration engine
  ☆131Updated 5 years ago
• bsdevlin / fpga_snark_prover
  An acceleration engine for proving SNARKS over the bn128 curve, targeted for AWS FPGAs
  ☆58Updated 5 years ago
• datenlord / TRIDENT
  A Hardware Implemented Poseidon Hasher
  ☆19Updated 3 years ago
• mjosaarinen / lwaes_isa
  [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4
  ☆37Updated 4 years ago
• ascend-secure-processor / oram
  Hardware implementation of ORAM
  ☆24Updated 8 years ago
• fyquah / hardcaml_zprize
  Hardcaml_zprize implements high performance, open source cryptographic solutions for large scale number theoretic transforms (NTT) and mu…
  ☆60Updated last year
• ArgonDesign / alogic
  Alogic is a Medium Level Synthesis language for digital logic that compiles swiftly into standard Verilog-2005 for implementation in ASIC…
  ☆17Updated 4 years ago
• datenlord / poseidon-spinal
  The hardware implementation of Poseidon hash function in SpinalHDL
  ☆20Updated 3 years ago
• m-labs / VexRiscv-verilog
  Using VexRiscv without installing Scala
  ☆39Updated 4 years ago
• secworks / cmac
  Implementation of the CMAC keyed hash function using AES as block cipher.
  ☆16Updated 9 months ago
• connormas / MultiScalarMultiplication
  Chisel module for performing Multi-Scalar Multiplication
  ☆13Updated 3 years ago
• Quarky93 / warpshell
  ☆17Updated 2 years ago
• vdfresearch / vdfresearch.github.io
  Website!
  ☆22Updated 3 years ago
• SymbioticEDA / getting-started-FV
  ☆18Updated 5 years ago
• fusesoc / fusesoc-generators
  A collection of core generators to use with FuseSoC
  ☆17Updated last year
• rvkrypto / rvkrypto-fips
  [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension
  ☆29Updated last year
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆89Updated this week
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆75Updated last week
• antmicro / verilator-uvm-example
  Example of how to use UVM with Verilator
  ☆32Updated last month
• matter-labs-archive / snarkyGPU
  Research repository for distributed GPU based zkSNARKs prover
  ☆23Updated 7 years ago
• secworks / blake2s
  Verilog implementation of the 32-bit version of the Blake2 hash function
  ☆21Updated last month
• mupq / pqriscv-vexriscv
  VexRiscv reference platforms for the pqriscv project
  ☆16Updated last year
• betrusted-io / gateware
  IP submodules, formatted for easier CI integration
  ☆30Updated 3 months ago
• f4pga / ideas
  Random ideas and interesting ideas for things we hope to eventually do.
  ☆86Updated 3 years ago
• nccgroup / pairing-bls12381
  Pairing operations over the BLS12-381 elliptic curve in Haskell
  ☆14Updated 3 years ago
• QuickLogic-Corp / EOS-S3
  Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC
  ☆27Updated 4 years ago
• ljhsiun2 / EllipticCurves_SystemVerilog
  Elgamal's over Elliptic Curves
  ☆19Updated 7 years ago
• ducky64 / chisualizer
  Block-diagram style digital logic visualizer
  ☆23Updated 10 years ago