Low level arithmetic primitives in RTL
☆23Apr 3, 2020Updated 5 years ago
Alternatives and similar repositories for hardware
Users that are interested in hardware are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆10Oct 22, 2019Updated 6 years ago
- Website!☆22Sep 20, 2022Updated 3 years ago
- BLST-Verification☆23Jan 22, 2026Updated 2 months ago
- Arty FPGA board starter project☆12Sep 13, 2022Updated 3 years ago
- Linearly Homomorphic Time Lock Puzzle Library☆31Mar 30, 2020Updated 5 years ago
- ☆14May 24, 2025Updated 9 months ago
- Parses https://eprint.iacr.org/eprint-bin/search.pl?last=365&title=1 and sends you an email with the latest papers☆15Nov 11, 2020Updated 5 years ago
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- Bitstream Fault Analysis Tool☆15Jul 17, 2023Updated 2 years ago
- Implementation of an RSA VDF evaluator targeting FPGAs.☆49Oct 15, 2019Updated 6 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆15Mar 11, 2026Updated last week
- ☆14May 3, 2019Updated 6 years ago
- Alliance VLSI CAD Tools (LIP6)☆20Dec 11, 2025Updated 3 months ago
- Verilog Examples and WebFPGA Standard Library☆11Nov 25, 2019Updated 6 years ago
- Firmware and Gateware for the DiVA platform.☆14Sep 8, 2025Updated 6 months ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- An O(N\log{N}) time algorithm for computing all N proofs fast in the Pointproofs VC. Also, the O(N\log{N}) time Feist-Khovratovich algori…☆13Dec 3, 2020Updated 5 years ago
- Open source process design kit for 28nm open process☆72Apr 23, 2024Updated last year
- Polyphonic additive wheeltone synthesizer core☆18Oct 23, 2019Updated 6 years ago
- Byzantine model checker☆21Mar 7, 2023Updated 3 years ago
- https://eprint.iacr.org/2020/1516.pdf☆19Jan 2, 2023Updated 3 years ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 7 years ago
- ☆80Nov 11, 2020Updated 5 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated 8 months ago
- Compact linkable ring signatures. A modification on MLSAG.☆19May 10, 2020Updated 5 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆12May 3, 2024Updated last year
- World's first implementation of a (possibly) secure witness encryption scheme. Uses the CLT13 multilinear map.☆36Jan 12, 2022Updated 4 years ago
- Library code for upcoming RetroClash book☆10Feb 22, 2025Updated last year
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- Coriolis VLSI EDA Tool (LIP6)☆83Jan 25, 2026Updated last month
- An alternative full node bitcoin implementation written in Go (golang)☆20Jan 24, 2022Updated 4 years ago
- A curated list of awesome HDL, libraries, typical implementation and references.☆37Oct 19, 2016Updated 9 years ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆49Apr 8, 2023Updated 2 years ago
- ☆44Jan 26, 2020Updated 6 years ago
- A standard point from which crypto projects may derive their responsible disclosure policy.☆18Apr 27, 2022Updated 3 years ago
- Hyrax reference implementation: meta-repo with top-level makefile, etc☆36Feb 9, 2018Updated 8 years ago