Low level arithmetic primitives in RTL
☆25Apr 3, 2020Updated 6 years ago
Alternatives and similar repositories for hardware
Users that are interested in hardware are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository is the GF180MCU port of Caravel. For more information about Caravel, see the original repo at https://github.com/efables…☆12Dec 6, 2023Updated 2 years ago
- ☆10Oct 22, 2019Updated 7 years ago
- Website!☆22Sep 20, 2022Updated 4 years ago
- Matrix Multiply and Accumulate unit written in System Verilog☆15Feb 7, 2019Updated 7 years ago
- Towards an Automated Triple Modular Redundancy (TMR) EDA flow for Yosys.☆12Aug 17, 2026Updated 2 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- BLST-Verification☆23Apr 22, 2026Updated 6 months ago
- Arty FPGA board starter project☆12Sep 13, 2022Updated 4 years ago
- Linearly Homomorphic Time Lock Puzzle Library☆31Mar 30, 2020Updated 6 years ago
- Implementation of an RSA VDF evaluator targeting FPGAs.☆49Oct 15, 2019Updated 7 years ago
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆21Aug 25, 2026Updated 2 months ago
- ☆14Jan 21, 2026Updated 9 months ago
- A bit-serial CPU☆20Sep 29, 2019Updated 7 years ago
- A series of mainstream machine learning algorithms implement on FPGA.☆15Sep 1, 2021Updated 5 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆12Apr 28, 2026Updated 6 months ago
- IO and periphery cells for the GF180MCU provided by GlobalFoundries.☆14Dec 3, 2022Updated 3 years ago
- ☆18Sep 3, 2025Updated last year
- ☆14May 3, 2019Updated 7 years ago
- Verilog Examples and WebFPGA Standard Library☆11Nov 25, 2019Updated 6 years ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆60Apr 8, 2023Updated 3 years ago
- ☆15May 24, 2025Updated last year
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 8 years ago
- An O(N\log{N}) time algorithm for computing all N proofs fast in the Pointproofs VC. Also, the O(N\log{N}) time Feist-Khovratovich algori…☆13Dec 3, 2020Updated 5 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- lightning BOLT 11 invoice implementation☆20Apr 13, 2021Updated 5 years ago
- Byzantine model checker☆21Mar 7, 2023Updated 3 years ago
- https://eprint.iacr.org/2020/1516.pdf☆19Jan 2, 2023Updated 3 years ago
- Compact linkable ring signatures. A modification on MLSAG.☆21May 10, 2020Updated 6 years ago
- Firmware and Gateware for the DiVA platform.☆14Sep 8, 2025Updated last year
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated last year
- A risc v based architecture to develop a core/ processor which is capable of Matrix MAC Operations☆13May 31, 2026Updated 5 months ago
- EECS 470 Final Project☆11Apr 22, 2013Updated 13 years ago
- A privacy-preserving digital version of punch cards used in store loyalty programs☆11Apr 19, 2021Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Polyphonic additive wheeltone synthesizer core☆19Oct 23, 2019Updated 7 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 6 years ago
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆20Oct 23, 2023Updated 3 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 6 years ago
- Exploring mempool listening methods☆25Mar 4, 2022Updated 4 years ago