Alternatives and similar repositories for hardware

Users that are interested in hardware are comparing it to the libraries listed below

• supranational / vdf-fpga
  Implementation of an RSA VDF evaluator targeting FPGAs.
  ☆49Updated 6 years ago
• scarv / xcrypto
  XCrypto: a cryptographic ISE for RISC-V
  ☆92Updated 2 years ago
• ZcashFoundation / zcash-fpga
  Zcash FPGA acceleration engine
  ☆131Updated 5 years ago
• bsdevlin / fpga_snark_prover
  An acceleration engine for proving SNARKS over the bn128 curve, targeted for AWS FPGAs
  ☆58Updated 5 years ago
• rvkrypto / rvkrypto-fips
  [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension
  ☆29Updated last year
• datenlord / TRIDENT
  A Hardware Implemented Poseidon Hasher
  ☆19Updated 3 years ago
• mjosaarinen / lwaes_isa
  [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4
  ☆37Updated 4 years ago
• fyquah / hardcaml_zprize
  Hardcaml_zprize implements high performance, open source cryptographic solutions for large scale number theoretic transforms (NTT) and mu…
  ☆60Updated last year
• vdfresearch / vdfresearch.github.io
  Website!
  ☆22Updated 3 years ago
• foshardware / lsc
  Libre Silicon Compiler
  ☆22Updated 4 years ago
• ascend-secure-processor / oram
  Hardware implementation of ORAM
  ☆24Updated 8 years ago
• secworks / cmac
  Implementation of the CMAC keyed hash function using AES as block cipher.
  ☆16Updated 8 months ago
• Quarky93 / warpshell
  ☆17Updated 2 years ago
• nccgroup / pairing-bls12381
  Pairing operations over the BLS12-381 elliptic curve in Haskell
  ☆14Updated 3 years ago
• matter-labs-archive / snarkyGPU
  Research repository for distributed GPU based zkSNARKs prover
  ☆23Updated 7 years ago
• ArgonDesign / alogic
  Alogic is a Medium Level Synthesis language for digital logic that compiles swiftly into standard Verilog-2005 for implementation in ASIC…
  ☆17Updated 4 years ago
• secworks / blake2s
  Verilog implementation of the 32-bit version of the Blake2 hash function
  ☆21Updated last week
• KULeuven-COSIC / fpt-demo
  FPT: a Fixed-Point Accelerator for Torus Fully Homomorphic Encryption
  ☆25Updated 3 months ago
• FelixWinterstein / LEAP-HLS
  Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework
  ☆12Updated 9 years ago
• ducky64 / chisualizer
  Block-diagram style digital logic visualizer
  ☆23Updated 10 years ago
• connormas / MultiScalarMultiplication
  Chisel module for performing Multi-Scalar Multiplication
  ☆13Updated 3 years ago
• m-labs / VexRiscv-verilog
  Using VexRiscv without installing Scala
  ☆39Updated 4 years ago
• mupq / pqriscv-vexriscv
  VexRiscv reference platforms for the pqriscv project
  ☆16Updated last year
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆75Updated last week
• ucb-bar / berkeley-testfloat-3
  TestFloat release 3
  ☆71Updated 9 months ago
• KestrelComputer / polaris
  RISC-V RV64IS-compatible processor for the Kestrel-3
  ☆21Updated 2 years ago
• ZSusskind / BTHOWeN
  Code to accompany "Weightless Neural Networks for Efficient Edge Inference", PACT 2022
  ☆20Updated 3 years ago
• datenlord / poseidon-spinal
  The hardware implementation of Poseidon hash function in SpinalHDL
  ☆20Updated 3 years ago
• secworks / sha3
  FIPS 202 compliant SHA-3 core in Verilog
  ☆23Updated 5 years ago
• supranational / vdf-fpga-round1-results
  ☆10Updated 6 years ago