supranational / hardwareLinks
Low level arithmetic primitives in RTL
☆23Updated 5 years ago
Alternatives and similar repositories for hardware
Users that are interested in hardware are comparing it to the libraries listed below
Sorting:
- Implementation of an RSA VDF evaluator targeting FPGAs.☆49Updated 6 years ago
- Zcash FPGA acceleration engine☆131Updated 5 years ago
- XCrypto: a cryptographic ISE for RISC-V☆92Updated 2 years ago
- A Hardware Implemented Poseidon Hasher☆19Updated 3 years ago
- An acceleration engine for proving SNARKS over the bn128 curve, targeted for AWS FPGAs☆58Updated 5 years ago
- Hardcaml_zprize implements high performance, open source cryptographic solutions for large scale number theoretic transforms (NTT) and mu…☆59Updated last year
- Hardware implementation of ORAM☆23Updated 8 years ago
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Updated 9 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension☆29Updated last year
- Using VexRiscv without installing Scala☆39Updated 4 years ago
- The hardware implementation of Poseidon hash function in SpinalHDL☆20Updated 3 years ago
- A linux'ish build system for System on Chip designs, based on GHDL☆12Updated 11 months ago
- Block-diagram style digital logic visualizer☆23Updated 10 years ago
- Implementation of the CMAC keyed hash function using AES as block cipher.☆16Updated 7 months ago
- FPGA250 aboard the eFabless Caravel☆31Updated 4 years ago
- Chisel module for performing Multi-Scalar Multiplication☆13Updated 3 years ago
- Example of how to use UVM with Verilator☆27Updated last month
- Xilinx ZynqMP AXI-ACP Adapter☆18Updated 6 months ago
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆27Updated 4 years ago
- Unit testing for cocotb☆10Updated 2 years ago
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆136Updated 3 years ago
- ☆17Updated 2 years ago
- Verilog implementation of the 32-bit version of the Blake2 hash function☆21Updated 7 months ago
- Research repository for distributed GPU based zkSNARKs prover☆23Updated 7 years ago
- Libre Silicon Compiler☆22Updated 4 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆50Updated 10 years ago
- Alogic is a Medium Level Synthesis language for digital logic that compiles swiftly into standard Verilog-2005 for implementation in ASIC…☆17Updated 4 years ago
- 🔁 elastic circuit toolchain☆32Updated 11 months ago
- Coriolis VLSI EDA Tool (LIP6)☆75Updated this week