Alternatives and similar repositories for hardware

Users that are interested in hardware are comparing it to the libraries listed below

• ZcashFoundation / zcash-fpga
  Zcash FPGA acceleration engine
  ☆125Updated 4 years ago
• supranational / vdf-fpga
  Implementation of an RSA VDF evaluator targeting FPGAs.
  ☆48Updated 5 years ago
• scarv / xcrypto
  XCrypto: a cryptographic ISE for RISC-V
  ☆93Updated 2 years ago
• bsdevlin / fpga_snark_prover
  An acceleration engine for proving SNARKS over the bn128 curve, targeted for AWS FPGAs
  ☆57Updated 5 years ago
• datenlord / TRIDENT
  A Hardware Implemented Poseidon Hasher
  ☆18Updated 3 years ago
• vdfresearch / vdfresearch.github.io
  Website!
  ☆22Updated 2 years ago
• fyquah / hardcaml_zprize
  Hardcaml_zprize implements high performance, open source cryptographic solutions for large scale number theoretic transforms (NTT) and mu…
  ☆56Updated last year
• supranational / vdf-fpga-round1-results
  ☆10Updated 5 years ago
• matter-labs-archive / snarkyGPU
  Research repository for distributed GPU based zkSNARKs prover
  ☆23Updated 6 years ago
• rvkrypto / rvkrypto-fips
  [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension
  ☆27Updated 11 months ago
• Quarky93 / warpshell
  ☆17Updated last year
• mjosaarinen / lwaes_isa
  [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4
  ☆36Updated 4 years ago
• connormas / MultiScalarMultiplication
  Chisel module for performing Multi-Scalar Multiplication
  ☆12Updated 3 years ago
• recmo / zkp-u256
  Rust 256-bit unsigned integers.
  ☆9Updated 2 years ago
• nccgroup / pairing-bls12381
  Pairing operations over the BLS12-381 elliptic curve in Haskell
  ☆14Updated 3 years ago
• ascend-secure-processor / oram
  Hardware implementation of ORAM
  ☆22Updated 8 years ago
• secworks / cmac
  Implementation of the CMAC keyed hash function using AES as block cipher.
  ☆16Updated 3 months ago
• foshardware / lsc
  Libre Silicon Compiler
  ☆22Updated 4 years ago
• clairexen / picorv
  PicoRV
  ☆44Updated 5 years ago
• SymbioticEDA / getting-started-FV
  ☆18Updated 4 years ago
• Crypt0-Bear / xmr-eth-swap-playground
  Cross-chain atomic swap protocol between Monero and Ethereum
  ☆14Updated 3 years ago
• ucb-cs250 / caravel_fpga250
  FPGA250 aboard the eFabless Caravel
  ☆30Updated 4 years ago
• ZeroKnowledgefm / STARKs
  A spot to start collecting info about STARKs for our study group
  ☆11Updated 3 years ago
• ducky64 / chisualizer
  Block-diagram style digital logic visualizer
  ☆23Updated 9 years ago
• secworks / sha3
  FIPS 202 compliant SHA-3 core in Verilog
  ☆22Updated 4 years ago
• ArgonDesign / alogic
  Alogic is a Medium Level Synthesis language for digital logic that compiles swiftly into standard Verilog-2005 for implementation in ASIC…
  ☆15Updated 4 years ago
• datenlord / poseidon-spinal
  The hardware implementation of Poseidon hash function in SpinalHDL
  ☆19Updated 3 years ago
• betrusted-io / gateware
  IP submodules, formatted for easier CI integration
  ☆30Updated last year
• princeofpython / Computer-Architecture
  Detailed and step by step implementation of RISC-V CPU from scratch using Verilog. This work is part of my academic course EE2003, Introd…
  ☆28Updated 4 years ago
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆85Updated last week