Verilog language support in Atom
☆18Jun 30, 2019Updated 7 years ago
Alternatives and similar repositories for language-verilog
Users that are interested in language-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Code for new techniques of VLSI placement☆13Oct 11, 2013Updated 12 years ago
- Unified Verification Environment☆17Jan 17, 2017Updated 9 years ago
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 8 years ago
- Example of a full DC synthesis script for a simple design☆14Feb 25, 2019Updated 7 years ago
- Magic VLSI Layout Tool☆21Oct 10, 2019Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- Open source/hardware SoC plattform based on the lattice mico 32 softcore☆15Apr 10, 2010Updated 16 years ago
- All of my Verilog_HDL codes☆11Apr 5, 2021Updated 5 years ago
- Examples of unions, interfaces, and assertions in SystemVerilog☆13Aug 31, 2013Updated 12 years ago
- A set of yasnippets for emacs that assist with SystemVerilog☆11Nov 25, 2011Updated 14 years ago
- An FPGA NES emulator designed by a high level synthesis (HLS)☆16Jun 11, 2017Updated 9 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Jun 7, 2015Updated 11 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆20Oct 11, 2023Updated 2 years ago
- GIAnT, the Generic Implementation ANalysis Toolkit☆12Jul 4, 2018Updated 8 years ago
- learning VHDL☆12Jul 1, 2014Updated 12 years ago
- CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys☆21May 20, 2020Updated 6 years ago
- Enigma in FPGA☆29May 18, 2019Updated 7 years ago
- Automate device under test hardware for testing, quality control and manufacturing.☆13May 28, 2026Updated last month
- firmata firmware for the BGM111 co-processor on the balenaFin☆12Nov 16, 2022Updated 3 years ago
- Verilog Code for an 8-bit ALU☆15Oct 29, 2016Updated 9 years ago
- JESD204b modules in VHDL☆30Apr 18, 2019Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Secure OTA bootloader for SiLabs EFR32BG BLE chips and BGM111 modules☆12Apr 21, 2017Updated 9 years ago
- ☆13Aug 10, 2014Updated 11 years ago
- Netlist and Verilog Haskell Package☆19Nov 21, 2010Updated 15 years ago
- A collection of useful scripts for creating various disk and fs topologies☆11Jun 19, 2025Updated last year
- UART serial interface on DE0-Nano☆11May 24, 2015Updated 11 years ago
- ☆17Aug 16, 2023Updated 2 years ago
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- Updated version of the XUP Workshops☆18Aug 10, 2018Updated 7 years ago
- Hardware Snappy decompressor☆12Sep 11, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FPGA video scaler running on Intel Arria 10☆12May 28, 2019Updated 7 years ago
- Maven Silicon Project☆20Oct 13, 2018Updated 7 years ago
- Bitstream Fault Analysis Tool☆16Jul 17, 2023Updated 3 years ago
- Hybrid Threading Tool Set☆15Sep 24, 2020Updated 5 years ago
- C# Implementation of a simple neural network driving a car☆11Jun 29, 2019Updated 7 years ago
- a multiplier÷r verilog RTL file for RV32M instructions☆14Mar 17, 2020Updated 6 years ago
- High-througput logic analyzer for FPGA☆17Oct 8, 2020Updated 5 years ago