Verilog language support in Atom
☆18Jun 30, 2019Updated 7 years ago
Alternatives and similar repositories for language-verilog
Users that are interested in language-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CNN accelerator☆30Jun 11, 2017Updated 9 years ago
- Octave/MATLAB code for generating compensation FIR coefficients☆14Sep 7, 2015Updated 11 years ago
- Code for new techniques of VLSI placement☆13Oct 11, 2013Updated 13 years ago
- Unified Verification Environment☆17Jan 17, 2017Updated 9 years ago
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 9 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development☆13Mar 16, 2018Updated 8 years ago
- Netlist and Verilog Haskell Package☆19Nov 21, 2010Updated 15 years ago
- Example of a full DC synthesis script for a simple design☆14Feb 25, 2019Updated 7 years ago
- Jupyter notebook describing, simulating, and comparing two hardware-based circuits for sorting a list of numbers.☆11Feb 25, 2016Updated 10 years ago
- Magic VLSI Layout Tool☆21Oct 10, 2019Updated 7 years ago
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 4 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Jun 7, 2015Updated 11 years ago
- Open source/hardware SoC plattform based on the lattice mico 32 softcore☆15Apr 10, 2010Updated 16 years ago
- An FPGA NES emulator designed by a high level synthesis (HLS)☆16Jun 11, 2017Updated 9 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆17Apr 20, 2023Updated 3 years ago
- Advanced Peripheral Bus (APB) UVM testbench project☆10Apr 9, 2017Updated 9 years ago
- Examples of assertions used in SystemVerilog. Made for udemy course by M. Ramdas☆10Sep 25, 2019Updated 7 years ago
- Examples of unions, interfaces, and assertions in SystemVerilog☆14Aug 31, 2013Updated 13 years ago
- A set of yasnippets for emacs that assist with SystemVerilog☆11Nov 25, 2011Updated 14 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 10 years ago
- Qfsm is a graphical tool for designing finite state machine, written in C++ using the Qt library☆11Nov 19, 2018Updated 7 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- A little tutorial on how to use UVVM (Universal VHDL Verification Methodology).☆12Oct 13, 2021Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 4 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- ☆20Oct 11, 2023Updated 3 years ago
- CLI for wasm-jit☆23Oct 13, 2015Updated 11 years ago
- Enigma in FPGA☆29May 18, 2019Updated 7 years ago
- AVR course at Brno University of Technology☆29Feb 8, 2026Updated 8 months ago
- GIAnT, the Generic Implementation ANalysis Toolkit☆12Jul 4, 2018Updated 8 years ago
- LaTeX document class for electronics datasheets☆10Apr 17, 2021Updated 5 years ago
- HPC Implementation of dynamic microtubules calculations on CPU, GPU and FPGA Platforms☆12Nov 1, 2017Updated 9 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- JESD204b modules in VHDL☆31Apr 18, 2019Updated 7 years ago
- Verilog Code for an 8-bit ALU☆15Oct 29, 2016Updated 10 years ago
- Automate device under test hardware for testing, quality control and manufacturing.☆13Updated this week
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆12Oct 14, 2021Updated 5 years ago
- ☆13Aug 10, 2014Updated 12 years ago
- firmata firmware for the BGM111 co-processor on the balenaFin☆12Nov 16, 2022Updated 3 years ago
- VHDL Library for implementing common DSP functionality.☆33Oct 5, 2018Updated 8 years ago