Verilog language support in Atom
☆18Jun 30, 2019Updated 6 years ago
Alternatives and similar repositories for language-verilog
Users that are interested in language-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CNN accelerator☆29Jun 11, 2017Updated 8 years ago
- Unified Verification Environment☆17Jan 17, 2017Updated 9 years ago
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 8 years ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- Magic VLSI Layout Tool☆21Oct 10, 2019Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Open source/hardware SoC plattform based on the lattice mico 32 softcore☆15Apr 10, 2010Updated 16 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆15Jan 4, 2019Updated 7 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Jun 7, 2015Updated 10 years ago
- All of my Verilog_HDL codes☆11Apr 5, 2021Updated 5 years ago
- GIAnT, the Generic Implementation ANalysis Toolkit☆12Jul 4, 2018Updated 7 years ago
- IP-core package generator for AXI4/Avalon☆23Nov 25, 2018Updated 7 years ago
- A Modular System for Flexible, High-Performance Traffic http://www.ict-mplane.eu/☆24Oct 4, 2018Updated 7 years ago
- ☆19Oct 11, 2023Updated 2 years ago
- learning VHDL☆12Jul 1, 2014Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- VHDL Library for implementing common DSP functionality.☆31Oct 5, 2018Updated 7 years ago
- CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys☆21May 20, 2020Updated 5 years ago
- firmata firmware for the BGM111 co-processor on the balenaFin☆12Nov 16, 2022Updated 3 years ago
- Enigma in FPGA☆29May 18, 2019Updated 6 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- LaTeX document class for electronics datasheets☆10Apr 17, 2021Updated 5 years ago
- ☆20May 8, 2012Updated 13 years ago
- A VHDL implementation of SipHash☆13Feb 19, 2015Updated 11 years ago
- A collection of useful scripts for creating various disk and fs topologies☆11Jun 19, 2025Updated 10 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆17Aug 16, 2023Updated 2 years ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- Hardware Snappy decompressor☆11Sep 11, 2024Updated last year
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 2 years ago
- Updated version of the XUP Workshops☆18Aug 10, 2018Updated 7 years ago
- Verilog Code for an 8-bit ALU☆15Oct 29, 2016Updated 9 years ago
- Powershell script to switch between logged in battlenet accounts☆10Sep 8, 2018Updated 7 years ago
- A DDS core written in VHDL.☆11Jan 5, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- High-througput logic analyzer for FPGA☆17Oct 8, 2020Updated 5 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- ☆10Jun 16, 2025Updated 10 months ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- Example code in Verilog for the Blackice II FPGA☆31Sep 8, 2019Updated 6 years ago
- ☆12Nov 3, 2025Updated 6 months ago
- ☆13Aug 10, 2014Updated 11 years ago