fatih / dvb-t2Links
Software implementation of DVB-T2
☆16Updated 7 years ago
Alternatives and similar repositories for dvb-t2
Users that are interested in dvb-t2 are comparing it to the libraries listed below
Sorting:
- Using Software Designed Radio to transmit & receive FM signal☆47Updated 7 years ago
- The source codes of the fast x86 LDPC decoder published☆29Updated 5 years ago
- IEEE 802.16 OFDM-based transceiver system☆28Updated 6 years ago
- Playground for implementing LDPC codes on FPGA☆17Updated 2 years ago
- LDPC decoders for ARM processor☆12Updated 4 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
- Playing with Low-density parity-check codes☆98Updated 2 years ago
- RTL implementation of components for DVB-S2☆130Updated 2 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Updated 5 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆127Updated last month
- Open-source 802.11a WLAN PHY☆66Updated 4 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆49Updated last year
- MATLAB toolbox for ADI transceiver products☆64Updated last month
- Demonstration of Automatic Gain Control with PYNQ☆16Updated 3 years ago
- DVB-S2 and DVB-T2 receiver blocks for GNU Radio☆68Updated 4 months ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆57Updated 2 years ago
- MATLAB toolbox for ADI high speed converter products☆27Updated last month
- DVB-S2 LDPC Decoder☆28Updated 11 years ago
- LTE/WiFi/5G-NR SDR Transceiver☆56Updated 7 years ago
- MATLAB-based FIR filter design☆61Updated last year
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆219Updated 7 months ago
- pynq framework for antsdr☆37Updated last year
- LiteX Accelerator Block for GNU Radio☆24Updated 3 years ago
- DVB-S2 SDR Transceiver powerded by AFF3CT & StreamPU.☆33Updated 3 months ago
- IEEE 802.11 OFDM-based transceiver system☆41Updated 8 years ago
- Open source Zynq timestamping implementation from Software Radio Systems (SRS)☆73Updated 2 years ago
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆34Updated 2 years ago
- Client Driver for this HDL module: https://github.com/analogdevicesinc/hdl/tree/master/library/axi_dmac☆17Updated 3 years ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆58Updated 3 weeks ago