ahmedshahein/DSP-RTL-Lib external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

ahmedshahein/DSP-RTL-Lib

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/ahmedshahein/DSP-RTL-Lib)

Close

ahmedshahein / DSP-RTL-LibView on GitHubMore

• External links
• Readme badge

RTL Verilog library for various DSP modules

☆96Feb 17, 2022Updated 4 years ago

Alternatives and similar repositories for DSP-RTL-Lib

Users that are interested in DSP-RTL-Lib are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• uwemeyerbaese / DSP_with_FPGAs_ed3

  View on GitHub
  DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8
  ☆16Nov 8, 2025Updated 6 months ago
• uwemeyerbaese / DSP_with_FPGAs_ed4

  View on GitHub
  DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3
  ☆80Nov 8, 2025Updated 6 months ago
• fengyulin1996 / Verilog-DSP

  View on GitHub
  FIR，FFT based on Verilog
  ☆14Dec 3, 2017Updated 8 years ago
• Cognoscan / VerilogCogs

  View on GitHub
  Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.
  ☆20Jun 7, 2015Updated 10 years ago
• ZipCPU / dspfilters

  View on GitHub
  A collection of demonstration digital filters
  ☆171Jan 18, 2024Updated 2 years ago
• 1-Click AI Models by DigitalOcean Gradient • Ad
  Deploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
• KutuSystems / XilinxIP

  View on GitHub
  Xilinx IP repository
  ☆13May 5, 2018Updated 8 years ago
• suoto / hdl_string_format

  View on GitHub
  VHDL package to provide C-like string formatting
  ☆15May 6, 2022Updated 4 years ago
• Starrynightzyq / Delta-Sigma-Modulator

  View on GitHub
  Delta-Sigma modulator (DSM) for fractional phase locked loop.
  ☆35May 28, 2021Updated 4 years ago
• alexforencich / verilog-dsp

  View on GitHub
  Verilog digital signal processing components
  ☆176Oct 30, 2022Updated 3 years ago
• dawsonjon / verilog-math

  View on GitHub
  Mathematical Functions in Verilog
  ☆98Mar 7, 2021Updated 5 years ago
• ZipCPU / wbsata

  View on GitHub
  Wishbone SATA Controller
  ☆25Oct 16, 2025Updated 6 months ago
• ultraembedded / core_usb_sniffer

  View on GitHub
  USB capture IP
  ☆25Jun 6, 2020Updated 5 years ago
• sh-vlad / FPGA_rtime_HDR_video

  View on GitHub
  We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.
  ☆32May 18, 2019Updated 6 years ago
• ZipCPU / interpolation

  View on GitHub
  Digital Interpolation Techniques Applied to Digital Signal Processing
  ☆68Jun 24, 2024Updated last year
• Managed hosting for WordPress and PHP on Cloudways • Ad
  Managed hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
• kkiningh / synthesis-example

  View on GitHub
  Example of a full DC synthesis script for a simple design
  ☆14Feb 25, 2019Updated 7 years ago
• paulscherrerinstitute / PsiIpPackage

  View on GitHub
  TCL framework to package Vivado IP-Cores
  ☆14May 18, 2022Updated 3 years ago
• Elphel / x393_sata

  View on GitHub
  mirror of https://git.elphel.com/Elphel/x393_sata
  ☆35May 12, 2020Updated 5 years ago
• taichi-ishitani / rice

  View on GitHub
  ☆22Sep 26, 2025Updated 7 months ago
• kkiningh / cs231n-project

  View on GitHub
  CNN accelerator
  ☆29Jun 11, 2017Updated 8 years ago
• lnls-dig / dsp-cores

  View on GitHub
  Repository containing the DSP gateware cores
  ☆14Mar 9, 2026Updated 2 months ago
• yedk / arm_cortex_m0_xillinx

  View on GitHub
  基于arm cortex-m0内核的xillinx fpga sopc工程项目
  ☆13May 28, 2019Updated 6 years ago
• shrutiprakashgupta / RISCV_Formal_Verification

  View on GitHub
  Formal Verification of RISC V IM Processor
  ☆11Mar 27, 2022Updated 4 years ago
• markos-stefanidis / FPGA-Based-HDR-algorithm

  View on GitHub
  Hardware implementation of HDR image producing algorithm
  ☆16Sep 30, 2022Updated 3 years ago
• Managed Database hosting by DigitalOcean • Ad
  PostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
• gjlies / configgpgpu

  View on GitHub
  A configurable general purpose graphics processing unit for
  ☆12May 18, 2019Updated 6 years ago
• www-asics-ws / wb_conmax

  View on GitHub
  WISHBONE Interconnect
  ☆11Oct 1, 2017Updated 8 years ago
• ic7x24 / verilog-mini-demo

  View on GitHub
  Verilog极简教程
  ☆36Apr 7, 2019Updated 7 years ago
• efabless / raptor_soc_template

  View on GitHub
  Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.
  ☆22Oct 9, 2019Updated 6 years ago
• ucb-bar / nvdla-wrapper

  View on GitHub
  Wraps the NVDLA project for Chipyard integration
  ☆23Sep 2, 2025Updated 8 months ago
• amoudgl / iir-bandstop-filter

  View on GitHub
  Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic
  ☆32May 6, 2017Updated 9 years ago
• hypocrasy / NPUSoC

  View on GitHub
  第四届全国大学生嵌入式比赛SoC
  ☆11Apr 1, 2022Updated 4 years ago
• AlessandroCilardo / NaplesPU

  View on GitHub
  The official NaplesPU hardware code repository
  ☆24Jul 27, 2019Updated 6 years ago
• sunyata000 / AMY_MCU

  View on GitHub
  A MCU implementation based PODES-M0O
  ☆19Jan 31, 2020Updated 6 years ago
• Wordpress hosting with auto-scaling - Free Trial Offer • Ad
  Fully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
• Reconfigurable-Computing / HLStoFPGA

  View on GitHub
  ☆12Jul 20, 2022Updated 3 years ago
• nobodywasishere / VHDLproc

  View on GitHub
  VHDLproc is a VHDL preprocessor
  ☆24May 12, 2022Updated 3 years ago
• pulp-platform / apb_uart_sv

  View on GitHub
  ☆15Jul 5, 2019Updated 6 years ago
• ultraembedded / core_enet

  View on GitHub
  Ethernet MAC 10/100 Mbps
  ☆37Oct 31, 2021Updated 4 years ago
• Practical-UVM-Step-By-Step / Practical-UVM-Step-By-Step

  View on GitHub
  This is the main repository for all the examples for the book Practical UVM
  ☆222Oct 21, 2020Updated 5 years ago
• ultraembedded / core_dbg_bridge

  View on GitHub
  UART -> AXI Bridge
  ☆74Jul 1, 2021Updated 4 years ago
• C-L-G / video_timing_generator

  View on GitHub
  标准视频时序生成器
  ☆10Feb 9, 2020Updated 6 years ago