ahmedshahein / DSP-RTL-Lib
RTL Verilog library for various DSP modules
☆85Updated 3 years ago
Alternatives and similar repositories for DSP-RTL-Lib:
Users that are interested in DSP-RTL-Lib are comparing it to the libraries listed below
- AMBA bus generator including AXI, AHB, and APB☆96Updated 3 years ago
- This is the repository for the IEEE version of the book☆57Updated 4 years ago
- AXI4 and AXI4-Lite interface definitions☆93Updated 4 years ago
- AHB DMA 32 / 64 bits☆53Updated 10 years ago
- AHB3-Lite Interconnect☆85Updated 10 months ago
- AXI4 BFM in Verilog☆32Updated 8 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆58Updated 4 years ago
- PCIE 5.0 Graduation project (Verification Team)☆61Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- UART -> AXI Bridge☆60Updated 3 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆73Updated 7 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆53Updated 4 years ago
- SDRAM controller with AXI4 interface☆89Updated 5 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆53Updated 2 years ago
- ☆36Updated 9 years ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆150Updated 2 years ago
- General Purpose AXI Direct Memory Access☆49Updated 10 months ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆67Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆60Updated 7 months ago
- FFT implement by verilog_测试验证已通过☆54Updated 8 years ago
- AXI DMA 32 / 64 bits☆109Updated 10 years ago
- Must-have verilog systemverilog modules☆31Updated 2 years ago
- Verilog digital signal processing components☆129Updated 2 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆145Updated 2 weeks ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆34Updated 2 years ago
- round robin arbiter☆70Updated 10 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆44Updated 8 years ago
- DDR2 memory controller written in Verilog☆73Updated 13 years ago
- UVM Testbench For SystemVerilog Combinator Implementation☆53Updated 8 years ago
- Asynchronous fifo in verilog☆33Updated 8 years ago