ahmedshahein / DSP-RTL-LibLinks
RTL Verilog library for various DSP modules
☆88Updated 3 years ago
Alternatives and similar repositories for DSP-RTL-Lib
Users that are interested in DSP-RTL-Lib are comparing it to the libraries listed below
Sorting:
- AMBA bus generator including AXI, AHB, and APB☆101Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- Must-have verilog systemverilog modules☆36Updated 3 years ago
- AHB DMA 32 / 64 bits☆55Updated 10 years ago
- AHB3-Lite Interconnect☆89Updated last year
- UART -> AXI Bridge☆61Updated 3 years ago
- AXI4 BFM in Verilog☆32Updated 8 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆64Updated 9 months ago
- This is the repository for the IEEE version of the book☆64Updated 4 years ago
- PCIE 5.0 Graduation project (Verification Team)☆72Updated last year
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆59Updated 3 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- ☆36Updated 9 years ago
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- ☆51Updated 2 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- Implementing Different Adder Structures in Verilog☆70Updated 5 years ago
- Verilog digital signal processing components☆139Updated 2 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆55Updated last year
- Asynchronous fifo in verilog☆35Updated 9 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆54Updated 3 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆147Updated 3 months ago