ahmedshahein / DSP-RTL-LibView external linksLinks
RTL Verilog library for various DSP modules
☆94Feb 17, 2022Updated 4 years ago
Alternatives and similar repositories for DSP-RTL-Lib
Users that are interested in DSP-RTL-Lib are comparing it to the libraries listed below
Sorting:
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Nov 8, 2025Updated 3 months ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆76Nov 8, 2025Updated 3 months ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Jun 7, 2015Updated 10 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- A collection of demonstration digital filters☆166Jan 18, 2024Updated 2 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 3 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆33May 28, 2021Updated 4 years ago
- Mathematical Functions in Verilog☆97Mar 7, 2021Updated 4 years ago
- USB capture IP☆25Jun 6, 2020Updated 5 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- General Purpose AXI Direct Memory Access☆62May 12, 2024Updated last year
- Repository containing the DSP gateware cores☆14Feb 6, 2026Updated last week
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- 位宽和深度可定制的异步FIFO☆13May 29, 2024Updated last year
- 第四届全国大学生嵌入式比赛SoC☆11Apr 1, 2022Updated 3 years ago
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆31May 18, 2019Updated 6 years ago
- A MCU implementation based PODES-M0O☆19Jan 31, 2020Updated 6 years ago
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Oct 9, 2019Updated 6 years ago
- spi memory controller☆22Jan 5, 2017Updated 9 years ago
- Verification IP for SPI protocol☆20Jul 23, 2020Updated 5 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆55May 10, 2021Updated 4 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆34May 12, 2020Updated 5 years ago
- AXI4 with a FIFO integrated with VIP☆22Feb 29, 2024Updated last year
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆32Nov 6, 2018Updated 7 years ago
- USB -> AXI Debug Bridge☆42Jun 5, 2021Updated 4 years ago
- AXI Interconnect☆57Aug 20, 2021Updated 4 years ago
- DMA core compatible with AHB3-Lite☆10Mar 30, 2019Updated 6 years ago
- Example of a full DC synthesis script for a simple design☆13Feb 25, 2019Updated 6 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- Hardware Snappy decompressor☆11Sep 11, 2024Updated last year
- ☆14Feb 24, 2025Updated 11 months ago