Example of a full DC synthesis script for a simple design
☆14Feb 25, 2019Updated 7 years ago
Alternatives and similar repositories for synthesis-example
Users that are interested in synthesis-example are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Post-synthesis power optimization via dual-Vth cell assignment and gate re-sizing. Scripting in TCL with custom commands written for Syno…☆14Jun 9, 2021Updated 5 years ago
- CNN accelerator☆30Jun 11, 2017Updated 9 years ago
- Basic scripts for Synopsys Design Compiler and Synopsys IC Compiler☆10Mar 31, 2018Updated 8 years ago
- Innovus backend scripts☆20Jun 20, 2022Updated 4 years ago
- TCL, verilog and shell scripts used while learning Cadence genus, innovus and tempus tools.☆19Oct 24, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆31Feb 22, 2024Updated 2 years ago
- RTL to GDS via Cadence Tools☆20May 17, 2022Updated 4 years ago
- An application to simulate Tomasulo's algorithm☆11Jan 16, 2014Updated 12 years ago
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆36May 20, 2020Updated 6 years ago
- Code for new techniques of VLSI placement☆13Oct 11, 2013Updated 13 years ago
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11May 29, 2021Updated 5 years ago
- Neuromorphic computing is a new technology which uses very-large-scale integration (VLSI) systems containing electrical analogs that mimi…☆12Dec 17, 2021Updated 4 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A Python script to download Apple Music songs/music videos/albums/playlists/posts.☆11Mar 3, 2025Updated last year
- Magic VLSI Layout Tool☆21Oct 10, 2019Updated 7 years ago
- Verilog language support in Atom☆18Jun 30, 2019Updated 7 years ago
- Tensor computing core☆15Jul 8, 2026Updated 3 months ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Jun 7, 2015Updated 11 years ago
- 西北工业大学计算机组成原理实验源码☆10Sep 20, 2024Updated 2 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆140Feb 22, 2024Updated 2 years ago
- IEEE Executive project for the year 2021-2022☆15Nov 22, 2022Updated 3 years ago
- Major project - kannada LLM for farmers☆12May 20, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Code for: Algorithm-hardware co-design of neuromorphic networks with dual memory pathways☆17Sep 18, 2026Updated last month
- A foundational transformer leveraging full night, multichannel sleep study data accurately classifies sleep stages☆13Jul 14, 2026Updated 3 months ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆17Jan 27, 2018Updated 8 years ago
- ☆17Oct 17, 2026Updated 2 weeks ago
- Apple Music decryption tool, based on zhaarey/apple-music-alac-atmos-downloader☆16Jun 25, 2024Updated 2 years ago
- AXI X-Bar☆19Apr 8, 2020Updated 6 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Synopsys tools.☆16Jun 28, 2025Updated last year
- RTL Verilog library for various DSP modules☆103Feb 17, 2022Updated 4 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆16Sep 28, 2017Updated 9 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆16Jul 14, 2019Updated 7 years ago
- A pipelined brainfuck softcore in Verilog☆20Aug 5, 2014Updated 12 years ago
- ☆15Updated this week
- Examples discussed in the book: "Advanced FPGA design: Architecture, Implementation, and Optimization" by Steve Kilts, in System Verilog.☆15Feb 12, 2024Updated 2 years ago
- iEDA water-drop training initiative☆14Sep 10, 2024Updated 2 years ago
- ☆39Oct 21, 2026Updated last week
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 5 years ago