Example of a full DC synthesis script for a simple design
☆14Feb 25, 2019Updated 7 years ago
Alternatives and similar repositories for synthesis-example
Users that are interested in synthesis-example are comparing it to the libraries listed below
Sorting:
- Post-synthesis power optimization via dual-Vth cell assignment and gate re-sizing. Scripting in TCL with custom commands written for Syno…☆13Jun 9, 2021Updated 4 years ago
- CNN accelerator☆29Jun 11, 2017Updated 8 years ago
- Innovus backend scripts☆12Jun 20, 2022Updated 3 years ago
- TCL, verilog and shell scripts used while learning Cadence genus, innovus and tempus tools.☆17Oct 24, 2021Updated 4 years ago
- ☆24Feb 22, 2024Updated 2 years ago
- Code for new techniques of VLSI placement☆13Oct 11, 2013Updated 12 years ago
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11May 29, 2021Updated 4 years ago
- An application to simulate Tomasulo's algorithm☆11Jan 16, 2014Updated 12 years ago
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆15Sep 28, 2017Updated 8 years ago
- Verilog language support in Atom☆18Jun 30, 2019Updated 6 years ago
- Magic VLSI Layout Tool☆21Oct 10, 2019Updated 6 years ago
- iEDA water-drop training initiative☆14Sep 10, 2024Updated last year
- IEEE Executive project for the year 2021-2022☆11Nov 22, 2022Updated 3 years ago
- RTL Verilog library for various DSP modules☆95Feb 17, 2022Updated 4 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Jun 7, 2015Updated 10 years ago
- AXI X-Bar☆19Apr 8, 2020Updated 5 years ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆14Jul 14, 2019Updated 6 years ago
- Apple Music decryption tool, based on zhaarey/apple-music-alac-atmos-downloader☆18Jun 25, 2024Updated last year
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- ☆14Jun 7, 2021Updated 4 years ago
- ☆19Oct 7, 2025Updated 5 months ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆17Jan 27, 2018Updated 8 years ago
- RTL to GDS via Cadence Tools☆16May 17, 2022Updated 3 years ago
- A basic SAT solver implementation for the Logics in Informatics course☆10Mar 8, 2015Updated 11 years ago
- ☆14Jul 5, 2019Updated 6 years ago
- Input / Output Physical Memory Protection Unit for RISC-V☆15Jul 20, 2023Updated 2 years ago
- A pipelined brainfuck softcore in Verilog☆19Aug 5, 2014Updated 11 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆43Dec 1, 2019Updated 6 years ago
- Design of 6T, 8T and 10T SRAM Cells with Static Noise Margin Analysis☆17Dec 9, 2022Updated 3 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- cadence flow for genus and innovus with UPF added.☆16Jul 3, 2021Updated 4 years ago
- code and data for paper Joint Image and Depth Estimation with Mask-Based Lensless Cameras☆12Oct 4, 2020Updated 5 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19May 29, 2018Updated 7 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆108Feb 22, 2024Updated 2 years ago
- [CVPR 2022] Code for the paper "Quantization-aware Deep Optics for Diffractive Snapshot Hyperspectral Imaging".☆16Oct 6, 2022Updated 3 years ago
- JESD204b modules in VHDL☆30Apr 18, 2019Updated 6 years ago