comparch-security / spike-cacheLinks
Spike with a coherence supported cache model
☆13Updated 10 months ago
Alternatives and similar repositories for spike-cache
Users that are interested in spike-cache are comparing it to the libraries listed below
Sorting:
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆27Updated 2 weeks ago
- ☆30Updated 2 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- Championship Value Prediction (CVP) simulator.☆17Updated 4 years ago
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- ☆91Updated last year
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- ☆33Updated 2 months ago
- RISC-V Matrix Specification☆22Updated 6 months ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆61Updated 2 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆71Updated 8 months ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆35Updated 5 months ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- upstream: https://github.com/RALC88/gem5☆31Updated 2 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆67Updated last year
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆42Updated 3 years ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆30Updated last year
- ☆61Updated last week
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆25Updated 2 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆55Updated 3 years ago
- ☆49Updated 6 years ago
- SystemC training aimed at TLM.☆29Updated 4 years ago
- The official NaplesPU hardware code repository☆16Updated 5 years ago
- The OpenPiton Platform☆28Updated 2 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆29Updated 2 months ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago