comparch-security / spike-cache
Spike with a coherence supported cache model
☆12Updated 4 months ago
Related projects ⓘ
Alternatives and complementary repositories for spike-cache
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆49Updated 4 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆57Updated last year
- The OpenPiton Platform☆26Updated last year
- ☆20Updated last year
- Gem5 with PCI Express integrated.☆15Updated 6 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Championship Value Prediction (CVP) simulator.☆15Updated 3 years ago
- ☆84Updated 9 months ago
- Virtuoso is a new simulator that focuses on modelling various memory management and virtual memory aspects.☆25Updated last year
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆30Updated 9 months ago
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆41Updated 2 years ago
- ☆55Updated last year
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆22Updated last year
- ☆18Updated 4 years ago
- The gem5 Bootcamp 2022 environment. Archived.☆35Updated 4 months ago
- ordspecsim: The Swarm architecture simulator☆24Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆63Updated 5 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆46Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- ☆15Updated 3 years ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Updated 4 years ago
- HLS for Networks-on-Chip☆31Updated 3 years ago
- ☆21Updated last month
- Automatically exported from code.google.com/p/tpzsimul☆13Updated 9 years ago
- NPUsim: Full-system, Cycle-accurate, Value-aware NPU Simulator☆24Updated last week
- ☆15Updated 3 years ago
- Unit tests generator for RVV 1.0☆62Updated last month
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆68Updated 2 months ago