comparch-security / spike-cache
Spike with a coherence supported cache model
☆12Updated 4 months ago
Related projects ⓘ
Alternatives and complementary repositories for spike-cache
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆49Updated 4 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆54Updated last year
- ☆21Updated last month
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆30Updated 8 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆19Updated 3 months ago
- ordspecsim: The Swarm architecture simulator☆24Updated last year
- Championship Value Prediction (CVP) simulator.☆15Updated 3 years ago
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆22Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- ☆84Updated 8 months ago
- The official repository for the gem5 resources sources.☆56Updated last month
- Virtuoso is a new simulator that focuses on modelling various memory management and virtual memory aspects.☆25Updated 11 months ago
- ☆20Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆59Updated 10 months ago
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆39Updated 2 years ago
- The OpenPiton Platform☆26Updated last year
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- agile hardware-software co-design☆44Updated 2 years ago
- ☆37Updated 5 years ago
- upstream: https://github.com/RALC88/gem5☆32Updated last year
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- CGRA framework with vectorization support.☆19Updated last week
- Release of stream-specialization software/hardware stack.☆116Updated last year
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆46Updated 2 years ago
- ☆18Updated 4 years ago