comparch-security / spike-cacheLinks
Spike with a coherence supported cache model
☆13Updated last year
Alternatives and similar repositories for spike-cache
Users that are interested in spike-cache are comparing it to the libraries listed below
Sorting:
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- ☆33Updated 4 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated 2 weeks ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Championship Value Prediction (CVP) simulator.☆17Updated 4 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- RISC-V Matrix Specification☆22Updated 8 months ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆26Updated 2 years ago
- A parallel and distributed simulator for thousand-core chips☆24Updated 7 years ago
- ☆17Updated last week
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆37Updated 7 months ago
- ☆81Updated last year
- Gem5 with PCI Express integrated.☆20Updated 6 years ago
- ☆71Updated last week
- The official NaplesPU hardware code repository☆17Updated 6 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆16Updated 3 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆36Updated last month
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆51Updated 8 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆16Updated last month
- cycle accurate Network-on-Chip Simulator☆28Updated 2 years ago
- ☆37Updated last year
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- ☆92Updated last year
- gem5 FS模式实验手册☆43Updated 2 years ago
- Advanced Architecture Labs with CVA6☆65Updated last year
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆72Updated 11 months ago