comparch-security / spike-cacheLinks
Spike with a coherence supported cache model
☆14Updated last year
Alternatives and similar repositories for spike-cache
Users that are interested in spike-cache are comparing it to the libraries listed below
Sorting:
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Updated 2 weeks ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- ☆17Updated 3 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- cycle accurate Network-on-Chip Simulator☆31Updated this week
- ☆41Updated 9 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago
- The official NaplesPU hardware code repository☆21Updated 6 years ago
- ☆82Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆70Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- RISC-V Matrix Specification☆24Updated last year
- Championship Value Prediction (CVP) simulator.☆17Updated 4 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆46Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆55Updated 8 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 4 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- ☆108Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- Gem5 with PCI Express integrated.☆23Updated 7 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆17Updated 4 months ago
- The OpenPiton Platform☆28Updated 2 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆76Updated 4 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆42Updated 4 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- The RTL source for AnyCore RISC-V☆33Updated 3 years ago
- ☆90Updated 2 weeks ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆61Updated 6 months ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated last month