comparch-security / spike-cacheLinks
Spike with a coherence supported cache model
☆13Updated 10 months ago
Alternatives and similar repositories for spike-cache
Users that are interested in spike-cache are comparing it to the libraries listed below
Sorting:
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆27Updated 2 weeks ago
- ☆33Updated 2 months ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆61Updated 2 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- RISC-V Matrix Specification☆22Updated 6 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆55Updated 3 years ago
- upstream: https://github.com/RALC88/gem5☆31Updated 2 years ago
- ☆41Updated 4 months ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- The official NaplesPU hardware code repository☆16Updated 5 years ago
- ☆22Updated 2 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆67Updated last year
- Original test vector of RISC-V Vector Extension☆11Updated 4 years ago
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- ☆30Updated 2 months ago
- data preprocessing scripts for gem5 output☆18Updated last week
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- Run Rocket Chip on VCU128☆30Updated 6 months ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆14Updated 2 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆25Updated 2 years ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆17Updated 2 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- gem5 FS模式实验手册☆38Updated 2 years ago
- Repository containing the guide and code for booting RISC-V full system linux using gem5.☆52Updated 4 years ago
- Pure digital components of a UCIe controller☆63Updated this week
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆20Updated 4 years ago