Spike with a coherence supported cache model
☆14Jul 9, 2024Updated 2 years ago
Alternatives and similar repositories for spike-cache
Users that are interested in spike-cache are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Flexible Cache Architectural Simulator☆17Sep 16, 2025Updated last year
- ☆22Aug 6, 2026Updated 2 months ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Mar 10, 2026Updated 7 months ago
- QARMA block cipher in C☆32Sep 10, 2022Updated 4 years ago
- Implementation of Tagged Memory security policies into Rocket Core☆10Nov 8, 2016Updated 9 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- PalanTír: Optimizing Attack Provenance with Hardware-enhanced System Observability, ACM CCS'22☆24Nov 11, 2024Updated last year
- RISC-V IOMMU Demo (Linux & Bao)☆24Dec 5, 2023Updated 2 years ago
- CNN accelerator☆30Jun 11, 2017Updated 9 years ago
- ☆92Apr 22, 2025Updated last year
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 11 years ago
- Multiple approaches to statistical simulation for computer architects☆15Jun 1, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆34Nov 7, 2022Updated 3 years ago
- ☆36Jul 23, 2023Updated 3 years ago
- An SoC with multiple RISC-V IMA processors.☆19Aug 1, 2018Updated 8 years ago
- OpenGraph is an open-source graph processing benchmarking suite written in pure C/OpenMP.☆14Apr 27, 2024Updated 2 years ago
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆12Jan 18, 2016Updated 10 years ago
- ☆15Jul 5, 2019Updated 7 years ago
- Input / Output Physical Memory Protection Unit for RISC-V☆16Jul 20, 2023Updated 3 years ago
- Roll the dice, in elixir☆14Dec 13, 2016Updated 9 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆36Dec 11, 2025Updated 9 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- BEER determines an ECC code's parity-check matrix based on the uncorrectable errors it can cause. BEER targets Hamming codes that are use…☆19Oct 9, 2020Updated 6 years ago
- RISC-V SST CPU Component☆25Sep 8, 2026Updated last month
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆54Jun 1, 2021Updated 5 years ago
- Very basic implementation of SPM for gem5 simulator (legacy gem5 version)☆12Feb 18, 2020Updated 6 years ago
- Andes OpenEmbedded (OE) BSP Layer☆21Jul 14, 2026Updated 2 months ago
- New batched algorithm for sparse matrix-matrix multiplication (SpMM)☆16May 7, 2019Updated 7 years ago
- ☆16May 25, 2026Updated 4 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆45Sep 16, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V Development Boards Wandering Project. It is part of the Jiachen Project.☆52Sep 25, 2026Updated 2 weeks ago
- Run ethash opencl kernel on Xilinx's Alveo U50☆17Mar 4, 2021Updated 5 years ago
- UVM Verification Environment for the CVFPU☆24Aug 27, 2026Updated last month
- Documentation for RISC-V Spike☆105Oct 18, 2018Updated 7 years ago
- Nebula: Deep Neural Network Benchmarks in C++☆13Sep 2, 2026Updated last month
- Mirror of http://gitlab.hpcrl.cse.ohio-state.edu/chong/ppopp19_ae, refactoring for understanding☆17Oct 20, 2021Updated 4 years ago
- Gem5 with PCI Express integrated.☆25Sep 29, 2018Updated 8 years ago