comparch-security / spike-cacheLinks
Spike with a coherence supported cache model
☆13Updated last year
Alternatives and similar repositories for spike-cache
Users that are interested in spike-cache are comparing it to the libraries listed below
Sorting:
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Updated 5 years ago
- ☆35Updated 5 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- Gem5 with PCI Express integrated.☆21Updated 6 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated last week
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆42Updated 8 months ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆21Updated 4 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 8 years ago
- cycle accurate Network-on-Chip Simulator☆30Updated 2 years ago
- The official NaplesPU hardware code repository☆18Updated 6 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- ☆80Updated last year
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆49Updated 3 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- RISC-V Matrix Specification☆22Updated 9 months ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆37Updated 3 months ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆17Updated 3 weeks ago
- ☆97Updated last year
- ☆18Updated last month
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 3 years ago
- ☆36Updated 4 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆52Updated 8 years ago
- ☆76Updated this week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- A simulator integrates ChampSim and Ramulator.☆17Updated last month
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Updated last year
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago