Spike with a coherence supported cache model
☆14Jul 9, 2024Updated 2 years ago
Alternatives and similar repositories for spike-cache
Users that are interested in spike-cache are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Flexible Cache Architectural Simulator☆17Sep 16, 2025Updated last year
- ☆20Aug 6, 2026Updated last month
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Mar 10, 2026Updated 6 months ago
- Implementation of Tagged Memory security policies into Rocket Core☆10Nov 8, 2016Updated 9 years ago
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- verilog filetype plugin to enable emacs verilog-mode autos☆25Apr 24, 2022Updated 4 years ago
- RISC-V IOMMU Demo (Linux & Bao)☆24Dec 5, 2023Updated 2 years ago
- CNN accelerator☆30Jun 11, 2017Updated 9 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 11 years ago
- Multiple approaches to statistical simulation for computer architects☆15Jun 1, 2020Updated 6 years ago
- ☆34Nov 7, 2022Updated 3 years ago
- An SoC with multiple RISC-V IMA processors.☆19Aug 1, 2018Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- OpenGraph is an open-source graph processing benchmarking suite written in pure C/OpenMP.☆14Apr 27, 2024Updated 2 years ago
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆12Jan 18, 2016Updated 10 years ago
- Example of a full DC synthesis script for a simple design☆14Feb 25, 2019Updated 7 years ago
- Fork of gem5 with support for manycore architectures. Includes models and scripts to evaluate a software-defined-vector architecture.☆13Oct 14, 2021Updated 4 years ago
- ☆15Jul 5, 2019Updated 7 years ago
- Input / Output Physical Memory Protection Unit for RISC-V☆15Jul 20, 2023Updated 3 years ago
- Roll the dice, in elixir☆14Dec 13, 2016Updated 9 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆36Dec 11, 2025Updated 9 months ago
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- BEER determines an ECC code's parity-check matrix based on the uncorrectable errors it can cause. BEER targets Hamming codes that are use…☆19Oct 9, 2020Updated 5 years ago
- RISC-V SST CPU Component☆25Sep 8, 2026Updated last week
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆54Jun 1, 2021Updated 5 years ago
- Very basic implementation of SPM for gem5 simulator (legacy gem5 version)☆12Feb 18, 2020Updated 6 years ago
- Andes OpenEmbedded (OE) BSP Layer☆21Jul 14, 2026Updated 2 months ago
- A Flyweight MBIST Block - FPGA synthesizable, Multi-algorithm integrated☆19Jan 27, 2019Updated 7 years ago
- New batched algorithm for sparse matrix-matrix multiplication (SpMM)☆16May 7, 2019Updated 7 years ago
- ☆16May 25, 2026Updated 3 months ago
- This simulator models multi core systems with primary focus on the memory hierarchy. It models a trace-based out-of-order core frontend a…☆12Feb 12, 2016Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆44Updated this week
- RISC-V Development Boards Wandering Project. It is part of the Jiachen Project.☆51Updated this week
- Run ethash opencl kernel on Xilinx's Alveo U50☆17Mar 4, 2021Updated 5 years ago
- CMake based hardware build system☆45Aug 31, 2026Updated 2 weeks ago
- UVM Verification Environment for the CVFPU☆24Aug 27, 2026Updated 3 weeks ago
- Documentation for RISC-V Spike☆105Oct 18, 2018Updated 7 years ago
- Nebula: Deep Neural Network Benchmarks in C++☆13Sep 2, 2026Updated 2 weeks ago