comparch-security / spike-cacheLinks
Spike with a coherence supported cache model
☆14Updated last year
Alternatives and similar repositories for spike-cache
Users that are interested in spike-cache are comparing it to the libraries listed below
Sorting:
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- ☆42Updated 10 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- ☆82Updated last year
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Updated last month
- A parallel and distributed simulator for thousand-core chips☆27Updated 7 years ago
- Championship Value Prediction (CVP) simulator.☆17Updated 4 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆56Updated 8 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆29Updated 3 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- The OpenPiton Platform☆28Updated 2 years ago
- The official NaplesPU hardware code repository☆22Updated 6 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆70Updated 2 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆46Updated last year
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- cycle accurate Network-on-Chip Simulator☆32Updated last month
- RISC-V Matrix Specification☆23Updated last year
- ☆90Updated last month
- Advanced Architecture Labs with CVA6☆76Updated 2 years ago
- ☆15Updated 4 years ago
- Original test vector of RISC-V Vector Extension☆14Updated 4 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- ☆58Updated 6 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆33Updated this week
- Gem5 with PCI Express integrated.☆23Updated 7 years ago
- ☆38Updated last year
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 4 years ago