Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory
☆17Apr 4, 2024Updated last year
Alternatives and similar repositories for HybridSim
Users that are interested in HybridSim are comparing it to the libraries listed below
Sorting:
- hybrid memory simulator consists of MarssX86,DRAMSim2, NVMain and Hybridsim. This simulator has already provided interface to plugin DRAM…☆24Oct 22, 2015Updated 10 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆14Sep 15, 2022Updated 3 years ago
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆19Jan 17, 2025Updated last year
- This simulator models multi core systems with primary focus on the memory hierarchy. It models a trace-based out-of-order core frontend a…☆12Feb 12, 2016Updated 10 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆13May 15, 2020Updated 5 years ago
- ☆14Mar 4, 2015Updated 10 years ago
- SHMA: Software-managed Caching for Hybrid DRAM/NVM Memory Architectures, implemented with zsim and nvmain hybrid simulators☆63Aug 26, 2017Updated 8 years ago
- NATSA is the first near-data-processing accelerator for time series analysis based on the Matrix Profile (SCRIMP) algorithm. NATSA exploi…☆16Jun 14, 2023Updated 2 years ago
- ☆40Nov 28, 2022Updated 3 years ago
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆79Jul 23, 2019Updated 6 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆23Aug 10, 2018Updated 7 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆45Jul 28, 2017Updated 8 years ago
- ☆33Dec 11, 2025Updated 2 months ago
- DRAMSim2: A cycle accurate DRAM simulator☆294Nov 11, 2020Updated 5 years ago
- Source code for the architectural simulator used for modeling the PUD system proposed in our HPCA 2024 paper `MIMDRAM: An End-to-End Proc…☆29Sep 12, 2025Updated 5 months ago
- A cache simulator in python☆24Sep 8, 2017Updated 8 years ago
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Aug 21, 2018Updated 7 years ago
- This is a fork of zsim (see https://github.com/s5z/zsim) which integrates the NVMain main memory simulator, adding 3D stacking and non-vo…☆26Jan 15, 2015Updated 11 years ago
- VANS: A validated NVRAM simulator☆27Nov 22, 2023Updated 2 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆60Sep 30, 2019Updated 6 years ago
- ☆31Oct 24, 2016Updated 9 years ago
- A fast and scalable x86-64 multicore simulator☆387Nov 27, 2023Updated 2 years ago
- ☆11Mar 14, 2023Updated 2 years ago
- ☆35Jul 9, 2020Updated 5 years ago
- Multi2Sim source code☆134Jan 25, 2019Updated 7 years ago
- PIN-tool to produce multi-threaded atomic memory traces☆37Oct 22, 2013Updated 12 years ago
- gem5 Tips & Tricks☆71Feb 25, 2020Updated 6 years ago
- ☆76May 30, 2023Updated 2 years ago
- ☆167Feb 1, 2025Updated last year
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆12Aug 26, 2024Updated last year
- Arche is a Greek word with primary senses "beginning". The repository defines a framework for technology mapping of emerging technologies…☆11May 15, 2020Updated 5 years ago
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- A tool to transform Android Cuttlefish images into QEMU disk images☆15Jul 12, 2024Updated last year
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- xmservice☆10May 28, 2020Updated 5 years ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆18Feb 24, 2026Updated last week
- ☆10Jan 11, 2024Updated 2 years ago
- ☆10Oct 3, 2018Updated 7 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆38Jul 20, 2024Updated last year