MXHX7199 / ICCV_2021_AFPLinks
AFP is a hardware-friendly quantization framework for DNNs, which is contributed by Fangxin Liu and Wenbo Zhao.
☆13Updated 3 years ago
Alternatives and similar repositories for ICCV_2021_AFP
Users that are interested in ICCV_2021_AFP are comparing it to the libraries listed below
Sorting:
- BSQ: Exploring Bit-Level Sparsity for Mixed-Precision Neural Network Quantization (ICLR 2021)☆42Updated 4 years ago
- bitfusion verilog implementation☆12Updated 3 years ago
- ☆29Updated 5 months ago
- ☆18Updated 2 years ago
- ☆35Updated 5 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆51Updated last year
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆26Updated last year
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- ☆31Updated last week
- Open-source of MSD framework☆16Updated 2 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 4 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 2 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated last year
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆16Updated 3 years ago
- [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design☆117Updated 2 years ago
- Codes for our paper "Exploring Bit-Slice Sparsity in Deep Neural Networks for Efficient ReRAM-Based Deployment" [NeurIPS'19 EMC2 workshop]…☆10Updated 4 years ago
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆36Updated last month
- ☆51Updated 2 months ago
- ☆19Updated 4 years ago
- ☆48Updated 4 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆40Updated 2 years ago
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆11Updated 2 years ago
- Simulator for BitFusion☆101Updated 5 years ago
- ☆71Updated 5 years ago
- ☆40Updated last year
- ☆110Updated last year
- Implementation of Microscaling data formats in SystemVerilog.☆23Updated 2 months ago
- A co-design architecture on sparse attention☆52Updated 4 years ago
- Model LLM inference on single-core dataflow accelerators☆14Updated last month
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago