MXHX7199 / ICCV_2021_AFP
AFP is a hardware-friendly quantization framework for DNNs, which is contributed by Fangxin Liu and Wenbo Zhao.
☆12Updated 3 years ago
Alternatives and similar repositories for ICCV_2021_AFP:
Users that are interested in ICCV_2021_AFP are comparing it to the libraries listed below
- ☆26Updated 3 months ago
- ☆19Updated 2 years ago
- ☆23Updated this week
- Open-source of MSD framework☆16Updated last year
- A Out-of-box PyTorch Scaffold for Neural Network Quantization-Aware-Training (QAT) Research. Website: https://github.com/zhutmost/neuralz…☆26Updated 2 years ago
- BSQ: Exploring Bit-Level Sparsity for Mixed-Precision Neural Network Quantization (ICLR 2021)☆40Updated 4 years ago
- ☆32Updated 4 years ago
- A co-design architecture on sparse attention☆50Updated 3 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆38Updated last year
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆25Updated last year
- Sparse CNN Accelerator targeting Intel FPGA☆11Updated 3 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆22Updated last year
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆15Updated 3 years ago
- ☆93Updated last year
- ☆43Updated 3 years ago
- ☆19Updated 4 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 2 years ago
- Implementation of Microscaling data formats in SystemVerilog.☆15Updated 6 months ago
- A bit-level sparsity-awared multiply-accumulate process element.☆14Updated 8 months ago
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆11Updated last year
- ☆33Updated 3 years ago
- ViTALiTy (HPCA'23) Code Repository☆21Updated 2 years ago
- ☆39Updated 8 months ago
- Official implementation of EMNLP'23 paper "Revisiting Block-based Quantisation: What is Important for Sub-8-bit LLM Inference?"☆19Updated last year
- DeiT implementation for Q-ViT☆24Updated 2 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆37Updated 2 years ago
- ☆18Updated 3 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆50Updated 2 weeks ago
- Open-source artifacts and codes of our MICRO'23 paper titled “Sparse-DySta: Sparsity-Aware Dynamic and Static Scheduling for Sparse Multi…☆35Updated last year
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago