MXHX7199 / ICCV_2021_AFP
AFP is a hardware-friendly quantization framework for DNNs, which is contributed by Fangxin Liu and Wenbo Zhao.
☆12Updated 3 years ago
Alternatives and similar repositories for ICCV_2021_AFP:
Users that are interested in ICCV_2021_AFP are comparing it to the libraries listed below
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆34Updated last year
- Sparse CNN Accelerator targeting Intel FPGA☆11Updated 3 years ago
- ☆21Updated this week
- ☆25Updated 2 months ago
- ☆19Updated last year
- ☆32Updated 4 years ago
- ☆43Updated 3 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆13Updated 7 months ago
- BSQ: Exploring Bit-Level Sparsity for Mixed-Precision Neural Network Quantization (ICLR 2021)☆38Updated 4 years ago
- Official implementation of EMNLP'23 paper "Revisiting Block-based Quantisation: What is Important for Sub-8-bit LLM Inference?"☆19Updated last year
- A co-design architecture on sparse attention☆51Updated 3 years ago
- DeiT implementation for Q-ViT☆24Updated 2 years ago
- Open-source of MSD framework☆16Updated last year
- A Out-of-box PyTorch Scaffold for Neural Network Quantization-Aware-Training (QAT) Research. Website: https://github.com/zhutmost/neuralz…☆26Updated 2 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆89Updated 3 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆15Updated 3 years ago
- ☆19Updated 3 years ago
- Open-source artifacts and codes of our MICRO'23 paper titled “Sparse-DySta: Sparsity-Aware Dynamic and Static Scheduling for Sparse Multi…☆34Updated last year
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆36Updated 2 years ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆24Updated 11 months ago
- MNSIM_Python_v1.0. The former circuits-level version link: https://github.com/Zhu-Zhenhua/MNSIM_V1.1☆34Updated last year
- MICRO22 artifact evaluation for Sparseloop☆41Updated 2 years ago
- ☆69Updated 4 years ago
- ☆90Updated last year
- Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators☆11Updated 5 years ago
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆10Updated last year
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆22Updated last year
- ☆18Updated 3 years ago
- Implementation of Microscaling data formats in SystemVerilog.☆14Updated 5 months ago
- Simulator for BitFusion☆95Updated 4 years ago