vector accelerating unit
☆37Dec 1, 2020Updated 5 years ago
Alternatives and similar repositories for vector-accelerating-unit
Users that are interested in vector-accelerating-unit are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆22Dec 10, 2022Updated 3 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆13Aug 26, 2023Updated 3 years ago
- ☆19Jul 1, 2024Updated 2 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆21Jul 9, 2024Updated 2 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆25Mar 25, 2025Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆20Feb 27, 2025Updated last year
- GEMM and GEMM-Ops accelerator for PULP systems☆115Updated this week
- ☆31Aug 8, 2020Updated 6 years ago
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- ☆24Jun 17, 2014Updated 12 years ago
- ☆11Jun 28, 2020Updated 6 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆24Aug 10, 2018Updated 8 years ago
- Repository for compilation and cycle-accurate simulator for scale-out systolic arrays☆16Jan 4, 2023Updated 3 years ago
- my UVM training projects☆39Mar 14, 2019Updated 7 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆26Jul 22, 2026Updated last month
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Jul 14, 2021Updated 5 years ago
- Memory Compiler Tutorial☆14Aug 2, 2022Updated 4 years ago
- SDA: Low-Bit Stable Diffusion Acceleration on Edge FPGAs☆19May 23, 2024Updated 2 years ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- Accelerator Zoo☆21Oct 14, 2025Updated 10 months ago
- Final Project for Digital Systems Design Course, Fall 2020☆17Jul 20, 2022Updated 4 years ago
- A hardware accelerator for General Matrix Multiply, developed in SystemC using ESP.☆20May 26, 2021Updated 5 years ago
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Oct 15, 2019Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- 复微杯☆18Aug 7, 2024Updated 2 years ago
- CNN accelerator implemented with Spinal HDL☆160Jan 29, 2024Updated 2 years ago
- The official NaplesPU hardware code repository☆36Jul 27, 2019Updated 7 years ago
- cheriot-kudu is a 32-bit dual-issue RISC-V MCU core with CHERIoT support☆17Aug 26, 2026Updated last week
- Hardware Formal Verification☆17Aug 10, 2020Updated 6 years ago
- Simple AMBA VIP, Include axi/ahb/apb☆36Jul 4, 2024Updated 2 years ago
- A flexible, high-performance, user-friendly computer architecture simulator engine☆118Updated this week
- This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.☆12Aug 19, 2018Updated 8 years ago
- Open-source of MSD framework☆16Sep 12, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆34Aug 28, 2023Updated 3 years ago
- Reconfigurable Binary Engine☆18Mar 23, 2021Updated 5 years ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆28Jan 6, 2026Updated 7 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆116Nov 26, 2025Updated 9 months ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆39May 20, 2026Updated 3 months ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆162Feb 24, 2025Updated last year
- Systolic-array based Deep Learning Accelerator generator☆29Dec 11, 2020Updated 5 years ago