alibaba / vector-accelerating-unit
vector accelerating unit
☆24Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for vector-accelerating-unit
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆19Updated last year
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- ☆33Updated 3 years ago
- ☆22Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- ☆10Updated 4 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆59Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- ☆69Updated 4 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- eyeriss-chisel3☆38Updated 2 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 2 years ago
- ☆42Updated 4 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆24Updated 3 years ago
- ☆69Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆66Updated 3 months ago
- ☆30Updated 2 months ago
- HLS for Networks-on-Chip☆30Updated 3 years ago
- ☆21Updated last month
- Open-source of MSD framework☆14Updated last year
- ☆32Updated 5 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆27Updated 3 years ago
- Project repo for the POSH on-chip network generator☆43Updated last year
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆12Updated last year
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆31Updated last year
- tpu-systolic-array-weight-stationary☆18Updated 3 years ago
- HLS implemented systolic array structure☆40Updated 7 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆23Updated last month