leos313 / DOOM_FPGA
Accelerating a Classic 3D Video Game (The DOOM) on Heterogeneous Reconfigurable MPSoCs
☆16Updated 4 years ago
Alternatives and similar repositories for DOOM_FPGA:
Users that are interested in DOOM_FPGA are comparing it to the libraries listed below
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆17Updated 4 months ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆19Updated last week
- Custom 64-bit pipelined RISC processor☆17Updated 8 months ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated last week
- A SoC for DOOM☆16Updated 3 years ago
- Video Effects on VGA☆14Updated 6 years ago
- FPGA Development toolset☆20Updated 7 years ago
- verilog/FPGA hardware description for very simple GPU☆17Updated 5 years ago
- ☆10Updated 5 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆11Updated 6 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 2 months ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆12Updated 9 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆39Updated 9 years ago
- SoftCPU/SoC engine-V☆54Updated last year
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆44Updated 3 months ago
- Open Processor Architecture☆26Updated 8 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- ☆14Updated last year
- Implementation of a circular queue in hardware using verilog.☆16Updated 5 years ago
- C library for the emulation of reduced-precision floating point types☆47Updated last year
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆13Updated 5 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- Super scalar Processor design☆21Updated 10 years ago
- Another tiny RISC-V implementation☆54Updated 3 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 5 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆39Updated last year
- USB 1.1 Device IP Core☆20Updated 7 years ago
- DyRACT Open Source Repository☆16Updated 8 years ago