fabio-montagna / PULP-HDLinks
☆13Updated 7 years ago
Alternatives and similar repositories for PULP-HD
Users that are interested in PULP-HD are comparing it to the libraries listed below
Sorting:
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆52Updated 4 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆72Updated last year
- ☆18Updated last year
- ☆17Updated 4 years ago
- Stochastic Computing for Deep Neural Networks☆33Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆37Updated 6 years ago
- ☆41Updated last year
- Code of "Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures", TCAD 2020☆11Updated 4 years ago
- A Fast DNN Accelerator Design Space Exploration Framework.☆46Updated 3 years ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆29Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆73Updated 5 months ago
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆41Updated 5 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆62Updated 2 weeks ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆26Updated last year
- A Custom RISC-V Instruction Extension for SNN and CNN Computation☆18Updated last year
- ☆34Updated 6 years ago
- bitfusion verilog implementation☆12Updated 3 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated last year
- Fully Hardware-Based Stochastic Neural Network☆22Updated 7 months ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆31Updated 6 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆13Updated 2 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- Spiking Neural Network Accelerator☆15Updated 3 years ago
- ☆11Updated last year
- ☆35Updated 5 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆83Updated last year
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆24Updated 3 years ago
- ☆10Updated 5 months ago