fabio-montagna / PULP-HD
☆11Updated 6 years ago
Alternatives and similar repositories for PULP-HD:
Users that are interested in PULP-HD are comparing it to the libraries listed below
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆12Updated 3 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 2 years ago
- ☆16Updated 11 months ago
- ☆17Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆48Updated 3 years ago
- ☆22Updated 2 years ago
- ☆26Updated last year
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆40Updated 5 years ago
- Models and training scripts for "LSTMs for Keyword Spotting with ReRAM-based Compute-In-Memory Architectures" (ISCAS 2021).☆14Updated 4 years ago
- ☆10Updated 6 years ago
- Stochastic Computing for Deep Neural Networks☆31Updated 4 years ago
- ☆10Updated 5 years ago
- HW accelerator mapping optimization framework for in-memory computing☆22Updated 3 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆42Updated 4 years ago
- Framework for radix encoded SNN on FPGA☆12Updated 3 years ago
- Implementation of Input Stationary, Weight Stationary and Output Stationary dataflow for given neural network on a tiled architecture☆9Updated 5 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆14Updated 9 months ago
- LoAS: Fully Temporal-Parallel Dataflow for Dual-Sparse Spiking Neural Networks, MICRO 2024.☆10Updated last month
- C++ code for HLS FPGA implementation of transformer☆16Updated 7 months ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆22Updated last year
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆64Updated 2 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆22Updated 3 years ago
- ☆28Updated 3 years ago
- Collection of kernel accelerators optimised for LLM execution☆17Updated 3 weeks ago
- a Computing In Memory emULATOR framework☆11Updated 11 months ago
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆11Updated last year
- ☆10Updated 3 weeks ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆74Updated 3 years ago
- ☆18Updated 2 years ago
- ☆16Updated 2 years ago