fabio-montagna / PULP-HDLinks
☆11Updated 7 years ago
Alternatives and similar repositories for PULP-HD
Users that are interested in PULP-HD are comparing it to the libraries listed below
Sorting:
- ☆25Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆51Updated 4 years ago
- ☆10Updated 2 months ago
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆40Updated 5 years ago
- ☆10Updated 6 years ago
- ☆16Updated last year
- Processing in Memory Emulation☆20Updated 2 years ago
- ☆14Updated 3 months ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆23Updated last year
- ☆17Updated 4 years ago
- ☆24Updated 2 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆54Updated 3 months ago
- ☆16Updated 2 years ago
- Stochastic Computing for Deep Neural Networks☆33Updated 4 years ago
- LoAS: Fully Temporal-Parallel Dataflow for Dual-Sparse Spiking Neural Networks, MICRO 2024.☆11Updated 3 months ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 3 years ago
- ☆18Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- ☆9Updated last year
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆10Updated 10 months ago
- Hardware and software implementation of Sparsely-active SNNs☆14Updated 5 months ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC☆14Updated 5 years ago
- ☆17Updated 9 months ago
- Framework for radix encoded SNN on FPGA☆13Updated 3 years ago
- Efficient single-pass hyperdimensional classifier. Mirror of https://gitlab.com/biaslab/onlinehd☆9Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆9Updated 4 years ago
- Scalable In-Memory Acceleration With Mesh: Device, Circuits, Architecture, and Algorithm☆13Updated 4 years ago
- Implementation of Input Stationary, Weight Stationary and Output Stationary dataflow for given neural network on a tiled architecture☆9Updated 5 years ago