j-marjanovic / chisel-stuffLinks
Various examples for Chisel HDL
☆30Updated 3 years ago
Alternatives and similar repositories for chisel-stuff
Users that are interested in chisel-stuff are comparing it to the libraries listed below
Sorting:
- Wrappers for open source FPU hardware implementations.☆33Updated last year
- Synthesisable SIMT-style RISC-V GPGPU☆40Updated last month
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- ☆72Updated last week
- For contributions of Chisel IP to the chisel community.☆65Updated 9 months ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆49Updated 4 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆43Updated 2 years ago
- A fault-injection framework using Chisel and FIRRTL☆37Updated 3 months ago
- ☆33Updated 5 months ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆29Updated 12 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆26Updated 2 months ago
- Chisel RISC-V Vector 1.0 Implementation☆108Updated 3 months ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last month
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 2 weeks ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- Xilinx Unisim Library in Verilog☆84Updated 5 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last week
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆108Updated 2 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- ☆20Updated 2 years ago
- PicoRV☆44Updated 5 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆65Updated 7 months ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- ☆33Updated 2 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- Simple runtime for Pulp platforms☆48Updated last week
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago