Various examples for Chisel HDL
☆33Mar 20, 2022Updated 4 years ago
Alternatives and similar repositories for chisel-stuff
Users that are interested in chisel-stuff are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆56Oct 30, 2021Updated 4 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- ☆16Oct 30, 2021Updated 4 years ago
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 7 months ago
- ☆16Apr 17, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Stratix V PCIe Ledblink (for usage in Microsoft Storey Peak boards)☆23Aug 2, 2021Updated 5 years ago
- CPrune: Compiler-Informed Model Pruning for Efficient Target-Aware DNN Execution☆17Jun 25, 2023Updated 3 years ago
- ☆59Mar 27, 2022Updated 4 years ago
- 586 compatible soft core for FPGA in verilog with AXI4 interface☆16Oct 15, 2016Updated 9 years ago
- ☆22Sep 27, 2022Updated 3 years ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆26May 31, 2020Updated 6 years ago
- FPGA samples☆27Apr 29, 2026Updated 3 months ago
- [ICCV 2021] Code release for "Sub-bit Neural Networks: Learning to Compress and Accelerate Binary Neural Networks"☆33Jul 24, 2022Updated 4 years ago
- ☆16May 25, 2026Updated 2 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆14May 19, 2023Updated 3 years ago
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- The official Apparatus ECS utility toolkit.☆24Mar 6, 2025Updated last year
- Repository for artifact evaluation of ASPLOS 2023 paper "SparseTIR: Composable Abstractions for Sparse Compilation in Deep Learning"☆25Feb 24, 2023Updated 3 years ago
- DDR3 SDRAM controller☆18Jul 17, 2014Updated 12 years ago
- Documenting Microsoft Catapult FPGA board (v2: Pikes Peak)☆52May 10, 2020Updated 6 years ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- 如何做技术演讲(how to give a talk)的slide☆22Feb 8, 2021Updated 5 years ago
- Some research on the gopro hero7 for security and interoperability☆14Dec 6, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- New batched algorithm for sparse matrix-matrix multiplication (SpMM)☆16May 7, 2019Updated 7 years ago
- ☆18Sep 9, 2024Updated last year
- Multi-Dataflow Composer (MDC) design suite☆11Aug 3, 2026Updated last week
- Rocq framework to define the semantics of CPU architectures☆38Updated this week
- Yosys RTLIL dialect for MLIR☆24Jun 12, 2025Updated last year
- ☆14Jan 22, 2026Updated 6 months ago
- A Chisel implementation for an FPGA Pin Finder thru UART☆17Sep 24, 2024Updated last year
- Public release☆59Sep 3, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆17Aug 16, 2023Updated 2 years ago
- A minimal esolang based on lambda calculus☆16Jan 13, 2021Updated 5 years ago
- g: A portable general purpose programmable text editor with calculator and macro facility.☆42Jun 7, 2026Updated 2 months ago
- A portable parser combinator library that does not require a runtime☆13Sep 16, 2019Updated 6 years ago
- PYNQ with Chisel and Rust☆26Jan 2, 2018Updated 8 years ago
- corundum work on vu13p☆23Nov 10, 2023Updated 2 years ago
- LLVM JIT Cycle Accurate Simulator for HardCaml☆13May 21, 2017Updated 9 years ago