j-marjanovic / chisel-stuff

Related projects: ⓘ

• StanfordAHA / lake
  Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…
  ☆17Updated this week
• chipsalliance / fpga-interchange-schema
  ☆51Updated 2 years ago
• pulp-platform / axi_llc
  ☆17Updated last week
• jiegec / fpu-wrappers
  Wrappers for open source FPU hardware implementations.
  ☆30Updated 5 months ago
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆66Updated 4 months ago
• freechipsproject / ip-contributions
  For contributions of Chisel IP to the chisel community.
  ☆55Updated 7 months ago
• FPGA-Research-Manchester / zynq-ultrascale-readback-capture
  This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…
  ☆13Updated 4 years ago
• rahulk29 / sram22
  A configurable SRAM generator
  ☆41Updated last week
• anycore / anycore-riscv-src
  The RTL source for AnyCore RISC-V
  ☆29Updated 2 years ago
• efabless / sky130_sram_macros_old
  ☆35Updated 2 years ago
• CTSRD-CHERI / SIMTight
  Synthesisable SIMT-style RISC-V GPGPU
  ☆27Updated last week
• CTSRD-CHERI / garnet
  Amazon F1-inspired Xilinx VCU118 hardware design framework
  ☆10Updated 3 years ago
• sequencer / arithmetic
  ☆31Updated 7 months ago
• hplp / aes_chisel
  Implementation of the Advanced Encryption Standard in Chisel
  ☆19Updated 2 years ago
• IBM / rocc-software
  C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)
  ☆52Updated 4 years ago
• ucb-bar / esp-isa-sim
  Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project
  ☆18Updated last year
• freechipsproject / chisel-cheatsheet
  Chisel Cheatsheet
  ☆31Updated last year
• dirjud / Nitro-Parts-lib-Xilinx
  This is mainly a simulation library of xilinx primitives that are verilator compatible.
  ☆31Updated 2 months ago
• TsaiAnson / verif
  ☆11Updated 3 years ago
• scarv / scarv-cpu
  SCARV: a side-channel hardened RISC-V platform
  ☆24Updated last year
• chipsalliance / systemc-compiler
  Intel Compiler for SystemC
  ☆23Updated last year
• zhemao / chisel-float
  Floating point modules for CHISEL
  ☆27Updated 9 years ago
• b224hisl / rioschip
  ☆31Updated last year
• chipsalliance / tilelink
  ☆23Updated 7 months ago
• FPGA-Research-Manchester / byteman
  Bitstream relocation and manipulation tool.
  ☆38Updated last year
• jjyy-Huang / SpinalHDL-ethernet
  ☆15Updated last year
• ucb-bar / saturn-vectors
  Chisel RISC-V Vector 1.0 Implementation
  ☆33Updated this week
• pulp-platform / tech_cells_generic
  Technology dependent cells instantiated in the design for generic process (simulation, FPGA)
  ☆28Updated 6 months ago
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆29Updated this week
• ucb-art / fft
  ☆19Updated 4 years ago