j-marjanovic / chisel-stuffLinks
Various examples for Chisel HDL
☆29Updated 3 years ago
Alternatives and similar repositories for chisel-stuff
Users that are interested in chisel-stuff are comparing it to the libraries listed below
Sorting:
- Synthesisable SIMT-style RISC-V GPGPU☆42Updated 3 months ago
- Wrappers for open source FPU hardware implementations.☆34Updated last year
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆49Updated 4 years ago
- Naive Educational RISC V processor☆90Updated last week
- Chisel RISC-V Vector 1.0 Implementation☆114Updated 3 weeks ago
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- ☆32Updated 2 years ago
- ☆80Updated last week
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆109Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- Chisel Cheatsheet☆34Updated 2 years ago
- ☆33Updated 7 months ago
- Simple runtime for Pulp platforms☆49Updated 3 weeks ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆67Updated last month
- Original RISC-V 1.0 implementation. Not supported.☆42Updated 7 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- The multi-core cluster of a PULP system.☆108Updated 3 weeks ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated last week
- RISC-V GPGPU☆34Updated 5 years ago
- Open source high performance IEEE-754 floating unit☆85Updated last year
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆125Updated 5 months ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago