Various examples for Chisel HDL
☆30Mar 20, 2022Updated 4 years ago
Alternatives and similar repositories for chisel-stuff
Users that are interested in chisel-stuff are comparing it to the libraries listed below
Sorting:
- ☆52Oct 30, 2021Updated 4 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- ☆15Apr 17, 2022Updated 3 years ago
- ☆15Oct 30, 2021Updated 4 years ago
- ☆11Jun 29, 2021Updated 4 years ago
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 3 months ago
- Stratix V PCIe Ledblink (for usage in Microsoft Storey Peak boards)☆23Aug 2, 2021Updated 4 years ago
- CPrune: Compiler-Informed Model Pruning for Efficient Target-Aware DNN Execution☆17Jun 25, 2023Updated 2 years ago
- ☆55Mar 27, 2022Updated 3 years ago
- 586 compatible soft core for FPGA in verilog with AXI4 interface☆15Oct 15, 2016Updated 9 years ago
- ☆22Sep 27, 2022Updated 3 years ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆25May 31, 2020Updated 5 years ago
- FPGA samples☆25Sep 25, 2025Updated 5 months ago
- Documenting Microsoft Catapult FPGA board (v2: Pikes Peak)☆50May 10, 2020Updated 5 years ago
- [ICCV 2021] Code release for "Sub-bit Neural Networks: Learning to Compress and Accelerate Binary Neural Networks"☆32Jul 24, 2022Updated 3 years ago
- ☆14May 19, 2023Updated 2 years ago
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- Repository for artifact evaluation of ASPLOS 2023 paper "SparseTIR: Composable Abstractions for Sparse Compilation in Deep Learning"☆25Feb 24, 2023Updated 3 years ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- Some research on the gopro hero7 for security and interoperability☆13Dec 6, 2019Updated 6 years ago
- New batched algorithm for sparse matrix-matrix multiplication (SpMM)☆16May 7, 2019Updated 6 years ago
- 如何做技术演讲(how to give a talk)的slide☆22Feb 8, 2021Updated 5 years ago
- Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP☆66Nov 12, 2022Updated 3 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- This repo contains the source code of the physical layer developed for the DARPA Spectrum Collaboration Challenge (SC2).☆12Nov 21, 2019Updated 6 years ago
- 🧮 Polynomial Calculator☆12Jan 3, 2023Updated 3 years ago
- ☆16Oct 4, 2012Updated 13 years ago
- ☆17Sep 9, 2024Updated last year
- Reasoning LLMs optimized for Chisel code generation☆24Jun 19, 2025Updated 9 months ago
- Multi-Dataflow Composer (MDC) design suite☆11Feb 13, 2026Updated last month
- Virtual I/O acceleration technologies for KVM☆15Sep 17, 2013Updated 12 years ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- ☆14Jan 22, 2026Updated last month
- ☆17Aug 16, 2023Updated 2 years ago
- Public release☆58Sep 3, 2019Updated 6 years ago
- A portable parser combinator library that does not require a runtime☆13Sep 16, 2019Updated 6 years ago
- PYNQ with Chisel and Rust☆26Jan 2, 2018Updated 8 years ago
- corundum work on vu13p☆23Nov 10, 2023Updated 2 years ago
- An update of the original UCT IMS client project☆13Jun 21, 2022Updated 3 years ago