Various examples for Chisel HDL
☆30Mar 20, 2022Updated 3 years ago
Alternatives and similar repositories for chisel-stuff
Users that are interested in chisel-stuff are comparing it to the libraries listed below
Sorting:
- ☆52Oct 30, 2021Updated 4 years ago
- CPrune: Compiler-Informed Model Pruning for Efficient Target-Aware DNN Execution☆17Jun 25, 2023Updated 2 years ago
- ☆14Apr 17, 2022Updated 3 years ago
- ☆11Jun 29, 2021Updated 4 years ago
- ☆22Sep 27, 2022Updated 3 years ago
- ☆15Oct 30, 2021Updated 4 years ago
- [ICCV 2021] Code release for "Sub-bit Neural Networks: Learning to Compress and Accelerate Binary Neural Networks"☆32Jul 24, 2022Updated 3 years ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆25May 31, 2020Updated 5 years ago
- Stratix V PCIe Ledblink (for usage in Microsoft Storey Peak boards)☆23Aug 2, 2021Updated 4 years ago
- 如何做技术演讲(how to give a talk)的slide☆22Feb 8, 2021Updated 5 years ago
- ☆11Apr 3, 2023Updated 2 years ago
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 2 months ago
- Repository for artifact evaluation of ASPLOS 2023 paper "SparseTIR: Composable Abstractions for Sparse Compilation in Deep Learning"☆25Feb 24, 2023Updated 3 years ago
- ☆55Mar 27, 2022Updated 3 years ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Jul 4, 2014Updated 11 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- ☆17Aug 16, 2023Updated 2 years ago
- New batched algorithm for sparse matrix-matrix multiplication (SpMM)☆16May 7, 2019Updated 6 years ago
- ☆15Dec 16, 2021Updated 4 years ago
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- A Chisel implementation for an FPGA Pin Finder thru UART☆17Sep 24, 2024Updated last year
- Documenting Microsoft Catapult FPGA board (v2: Pikes Peak)☆49May 10, 2020Updated 5 years ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- Fast Floating Point Operators for High Level Synthesis☆24Feb 23, 2023Updated 3 years ago
- ☆14May 19, 2023Updated 2 years ago
- ☆18May 24, 2021Updated 4 years ago
- TiledKernel is a code generation library based on macro kernels and memory hierarchy graph data structure.☆19May 12, 2024Updated last year
- Fundamental Sources for Water Wave Animation☆20Dec 8, 2022Updated 3 years ago
- corundum work on vu13p☆23Nov 10, 2023Updated 2 years ago
- Low cost open source Lattice iCE40UP5k FPGA board.☆20Dec 15, 2020Updated 5 years ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- A simple implementation of JSON.☆19Feb 26, 2017Updated 9 years ago
- ☆26Dec 12, 2022Updated 3 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Apr 6, 2020Updated 5 years ago
- Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP☆65Nov 12, 2022Updated 3 years ago
- Alibaba Cloud AS02MC04 hack☆39Jan 7, 2025Updated last year
- Bluetooth PHY based on one-bit input and output☆240Apr 11, 2021Updated 4 years ago