Various examples for Chisel HDL
☆33Mar 20, 2022Updated 4 years ago
Alternatives and similar repositories for chisel-stuff
Users that are interested in chisel-stuff are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆56Oct 30, 2021Updated 5 years ago
- Stratix V PCIe Ledblink (for usage in Microsoft Storey Peak boards)☆23Aug 2, 2021Updated 5 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- ☆18May 24, 2021Updated 5 years ago
- ☆16Oct 30, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A DSL for formal verification of hardware and software systems using Rocq/Coq.☆12Updated this week
- Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details.☆13Mar 28, 2020Updated 6 years ago
- ☆11Jun 29, 2021Updated 5 years ago
- CPrune: Compiler-Informed Model Pruning for Efficient Target-Aware DNN Execution☆17Jun 25, 2023Updated 3 years ago
- A Chisel implementation for an FPGA Pin Finder thru UART☆18Sep 24, 2024Updated 2 years ago
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 10 months ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 3 years ago
- CONNECT: CONfigurable NEtwork Creation Tool☆11Sep 5, 2022Updated 4 years ago
- pcie datalink layer implementation in verilog/systemverilog☆20Sep 10, 2026Updated last month
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆22Sep 27, 2022Updated 4 years ago
- 586 compatible soft core for FPGA in verilog with AXI4 interface☆16Oct 15, 2016Updated 10 years ago
- ☆60Mar 27, 2022Updated 4 years ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆26May 31, 2020Updated 6 years ago
- FPGA samples☆29Oct 12, 2026Updated 2 weeks ago
- ☆16May 25, 2026Updated 5 months ago
- [ICCV 2021] Code release for "Sub-bit Neural Networks: Learning to Compress and Accelerate Binary Neural Networks"☆34Jul 24, 2022Updated 4 years ago
- ☆11Jul 7, 2026Updated 3 months ago
- This is the respository that holds the artifacts of ASPLOS'25 -- M5: Mastering Page Migration and Memory Management for CXL-based Tiered …☆17Apr 1, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- DDR3 SDRAM controller☆18Jul 17, 2014Updated 12 years ago
- Chisel HDL example applications☆30Aug 11, 2022Updated 4 years ago
- Repository for artifact evaluation of ASPLOS 2023 paper "SparseTIR: Composable Abstractions for Sparse Compilation in Deep Learning"☆25Feb 24, 2023Updated 3 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- SIPEED Tang MEGA 138K with FPGA GOWIN GW5AST-138 SOC (Embedded RISC-V AE350)☆12Mar 12, 2024Updated 2 years ago
- Documenting Microsoft Catapult FPGA board (v2: Pikes Peak)☆55May 10, 2020Updated 6 years ago
- 如何做技术演讲(how to give a talk)的slide☆22Feb 8, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆12Apr 3, 2023Updated 3 years ago
- Pre-processed results for New Jersey elections☆12Aug 5, 2026Updated 2 months ago
- FPGA board-level debugging and reverse-engineering tool☆46Mar 24, 2023Updated 3 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆38Oct 26, 2021Updated 5 years ago
- Chisel components for FPGA projects☆129Sep 19, 2023Updated 3 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 8 years ago
- Reverse engineering a 1.8.9 Minecraft server, to mimic it's network protocol☆11Oct 20, 2026Updated last week