j-marjanovic / chisel-stuffLinks
Various examples for Chisel HDL
☆29Updated 3 years ago
Alternatives and similar repositories for chisel-stuff
Users that are interested in chisel-stuff are comparing it to the libraries listed below
Sorting:
- Synthesisable SIMT-style RISC-V GPGPU☆44Updated 4 months ago
- Wrappers for open source FPU hardware implementations.☆35Updated last week
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 months ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 5 months ago
- ☆33Updated 3 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- Naive Educational RISC V processor☆91Updated last month
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated this week
- ☆88Updated last week
- ☆18Updated 3 years ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (main project repo). Taped out in December…☆23Updated 4 years ago
- Chisel NVMe controller☆24Updated 3 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆51Updated 4 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆68Updated last year
- Original RISC-V 1.0 implementation. Not supported.☆42Updated 7 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Updated 12 years ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- An open-source custom cache generator.☆34Updated last year
- Simple runtime for Pulp platforms☆49Updated last month
- Chisel RISC-V Vector 1.0 Implementation☆121Updated 2 months ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- Chisel Cheatsheet☆34Updated 2 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆17Updated 6 years ago
- The multi-core cluster of a PULP system.☆109Updated last month
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago