j-marjanovic / chisel-stuffLinks
Various examples for Chisel HDL
☆30Updated 3 years ago
Alternatives and similar repositories for chisel-stuff
Users that are interested in chisel-stuff are comparing it to the libraries listed below
Sorting:
- Synthesisable SIMT-style RISC-V GPGPU☆48Updated 6 months ago
- Wrappers for open source FPU hardware implementations.☆37Updated last month
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 6 months ago
- ☆33Updated 3 years ago
- ☆90Updated 3 weeks ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆52Updated 5 years ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 4 months ago
- Chisel Cheatsheet☆34Updated 2 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆18Updated 6 years ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- ☆51Updated 4 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- Naive Educational RISC V processor☆94Updated 3 months ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆116Updated 2 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- The multi-core cluster of a PULP system.☆111Updated 2 weeks ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated last week
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- Chisel RISC-V Vector 1.0 Implementation☆126Updated 3 months ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 5 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Updated last year
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Updated last year
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago