j-marjanovic / chisel-stuffLinks
Various examples for Chisel HDL
☆30Updated 3 years ago
Alternatives and similar repositories for chisel-stuff
Users that are interested in chisel-stuff are comparing it to the libraries listed below
Sorting:
- Wrappers for open source FPU hardware implementations.☆33Updated last year
- Synthesisable SIMT-style RISC-V GPGPU☆40Updated last month
- For contributions of Chisel IP to the chisel community.☆64Updated 9 months ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- Xilinx Unisim Library in Verilog☆82Updated 5 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆26Updated last month
- A fault-injection framework using Chisel and FIRRTL☆37Updated 3 months ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆48Updated 4 years ago
- FGPU is a soft GPU architecture general purpose computing☆60Updated 4 years ago
- ☆56Updated 3 years ago
- ☆73Updated last week
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- ☆33Updated 2 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆83Updated 10 months ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (main project repo). Taped out in December…☆22Updated 4 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆145Updated last week
- RISC-V GPGPU☆34Updated 5 years ago
- Simple runtime for Pulp platforms☆48Updated 2 weeks ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last month
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- Naive Educational RISC V processor☆85Updated 3 weeks ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆107Updated 2 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- Chisel RISC-V Vector 1.0 Implementation☆106Updated 3 months ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆110Updated 2 months ago