j-marjanovic / chisel-stuffLinks
Various examples for Chisel HDL
☆30Updated 3 years ago
Alternatives and similar repositories for chisel-stuff
Users that are interested in chisel-stuff are comparing it to the libraries listed below
Sorting:
- Synthesisable SIMT-style RISC-V GPGPU☆38Updated last week
- Wrappers for open source FPU hardware implementations.☆32Updated last year
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆62Updated 5 months ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆26Updated 3 weeks ago
- For contributions of Chisel IP to the chisel community.☆64Updated 8 months ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- Xilinx Unisim Library in Verilog☆78Updated 4 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 3 weeks ago
- ☆19Updated 2 years ago
- (System)Verilog to Chisel translator☆115Updated 3 years ago
- ☆17Updated 2 years ago
- ☆68Updated this week
- ☆33Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 weeks ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- Naive Educational RISC V processor☆84Updated last month
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆29Updated 12 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆48Updated 4 years ago
- ☆18Updated 4 years ago
- RISC-V GPGPU☆34Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 5 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆65Updated 2 months ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (main project repo). Taped out in December…☆22Updated 4 years ago
- ☆32Updated 7 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 9 months ago