j-marjanovic / chisel-stuff
Various examples for Chisel HDL
☆26Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for chisel-stuff
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆14Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆67Updated 6 months ago
- For contributions of Chisel IP to the chisel community.☆55Updated 2 weeks ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆41Updated 3 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆27Updated 6 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆19Updated this week
- A configurable SRAM generator☆40Updated this week
- Chisel Cheatsheet☆31Updated last year
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆32Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆39Updated last year
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆19Updated last month
- Wrappers for open source FPU hardware implementations.☆31Updated 7 months ago
- Chisel Things for OFDM☆30Updated 4 years ago
- ☆33Updated last year
- OPAE porting to Xilinx FPGA devices.☆38Updated 4 years ago
- ☆21Updated 2 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 2 years ago
- The RTL source for AnyCore RISC-V☆30Updated 2 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆28Updated last week
- Hardware generator debugger☆71Updated 9 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆47Updated 2 years ago
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆9Updated 10 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆12Updated 8 months ago
- DUTH RISC-V Superscalar Microprocessor☆28Updated 3 weeks ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆52Updated 4 years ago
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆44Updated 5 months ago
- ☆20Updated 4 years ago
- 👾 Design ∪ Hardware☆72Updated 2 weeks ago
- Xilinx Unisim Library in Verilog☆71Updated 4 years ago