j-marjanovic / chisel-stuffLinks
Various examples for Chisel HDL
☆30Updated 3 years ago
Alternatives and similar repositories for chisel-stuff
Users that are interested in chisel-stuff are comparing it to the libraries listed below
Sorting:
- Synthesisable SIMT-style RISC-V GPGPU☆48Updated 5 months ago
- ☆33Updated 3 years ago
- Wrappers for open source FPU hardware implementations.☆35Updated 3 weeks ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated last week
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Updated 12 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆32Updated last year
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 5 months ago
- "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)☆19Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- Chisel RISC-V Vector 1.0 Implementation☆124Updated 2 months ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- Naive Educational RISC V processor☆92Updated 2 months ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 3 months ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆17Updated 6 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆51Updated 4 years ago
- ☆59Updated 3 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- ☆20Updated 2 years ago
- Intel Compiler for SystemC☆26Updated 2 years ago
- ☆33Updated 9 months ago
- SCARV: a side-channel hardened RISC-V platform☆22Updated 4 years ago
- Chisel Things for OFDM☆32Updated 5 years ago
- A configurable SRAM generator☆56Updated 4 months ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (main project repo). Taped out in December…☆23Updated 4 years ago
- Original RISC-V 1.0 implementation. Not supported.☆42Updated 7 years ago