microsoft / DUALinks
DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine boundaries, DUA provides global names and a common interface for communicating across various resources, the underlying network automatically routing traffic and managing resource multiplexing.
☆39Updated 3 years ago
Alternatives and similar repositories for DUA
Users that are interested in DUA are comparing it to the libraries listed below
Sorting:
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆104Updated 2 years ago
- ☆78Updated 2 months ago
- ☆71Updated 9 months ago
- Clio, ASPLOS'22.☆78Updated 3 years ago
- ☆35Updated 4 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆41Updated 7 years ago
- ☆167Updated 4 years ago
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆135Updated 2 years ago
- ☆20Updated 4 years ago
- An Agile Chisel-Based SoC Design Framework☆26Updated 3 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆97Updated 4 months ago
- corundum work on vu13p☆23Updated 2 years ago
- Memory System Microbenchmarks☆64Updated 2 years ago
- An infrastructure for inline acceleration of network applications☆30Updated 4 years ago
- RoCE v2 hardware and software implementation☆167Updated last year
- AMD OpenNIC driver includes the Linux kernel driver☆70Updated 10 months ago
- P4 compatible HLS modules☆11Updated 7 years ago
- An FPGA-based full-stack in-storage computing system.☆38Updated 5 years ago
- ☆15Updated 2 years ago
- NVMain - An Architectural Level Main Memory Simulator for Emerging Non-Volatile Memories☆90Updated 6 years ago
- A parallel and distributed simulator for thousand-core chips☆26Updated 7 years ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆38Updated last month
- ☆51Updated 3 years ago
- ☆17Updated 3 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆43Updated 8 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆35Updated 4 years ago
- Pin based tool for simulation of rack-scale disaggregated memory systems☆30Updated 8 months ago
- LeapIO: Efficient and Portable Virtual NVMe Storage on ARM SoCs (ASPLOS'20)☆29Updated 4 years ago
- Gem5 with PCI Express integrated.☆22Updated 7 years ago
- ☆53Updated last year