microsoft / DUA
DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine boundaries, DUA provides global names and a common interface for communicating across various resources, the underlying network automatically routing traffic and managing resource multiplexing.
☆38Updated 2 years ago
Alternatives and similar repositories for DUA:
Users that are interested in DUA are comparing it to the libraries listed below
- ☆60Updated last month
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆101Updated 2 years ago
- ☆30Updated 9 years ago
- ☆33Updated 4 years ago
- An Agile Chisel-Based SoC Design Framework☆26Updated 3 years ago
- Clio, ASPLOS'22.☆72Updated 3 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- ☆45Updated 2 years ago
- ☆45Updated 5 months ago
- Modifications to GEM5 for running kernel bypass networking. (DPDK)☆15Updated last year
- ☆19Updated 4 years ago
- ☆51Updated 8 months ago
- P4 compatible HLS modules☆10Updated 6 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆65Updated 2 months ago
- corundum work on vu13p☆18Updated last year
- An infrastructure for inline acceleration of network applications☆30Updated 3 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆21Updated 2 years ago
- ☆14Updated last year
- A Programmable Hardware Architecture for Network Transport Logic☆34Updated 3 years ago
- A parallel and distributed simulator for thousand-core chips☆24Updated 6 years ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆32Updated 2 weeks ago
- An FPGA-based NetTLP adapter☆24Updated 5 years ago
- Ethernet switch implementation written in Verilog☆44Updated last year
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆126Updated last year
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- Framework for FPGA-accelerated Middlebox Development☆43Updated 2 years ago
- ☆58Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- ☆169Updated 3 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆35Updated 6 years ago