microsoft / DUALinks
DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine boundaries, DUA provides global names and a common interface for communicating across various resources, the underlying network automatically routing traffic and managing resource multiplexing.
☆38Updated 3 years ago
Alternatives and similar repositories for DUA
Users that are interested in DUA are comparing it to the libraries listed below
Sorting:
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆104Updated 2 years ago
- ☆69Updated 7 months ago
- An Agile Chisel-Based SoC Design Framework☆26Updated 3 years ago
- ☆35Updated 4 years ago
- Clio, ASPLOS'22.☆78Updated 3 years ago
- ☆74Updated last month
- A Programmable Hardware Architecture for Network Transport Logic☆35Updated 3 years ago
- ☆34Updated 9 years ago
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆132Updated 2 years ago
- ☆53Updated last year
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆97Updated 3 months ago
- pcie-bench code for NetFPGA/VCU709 cards☆40Updated 7 years ago
- ☆19Updated 4 years ago
- ☆15Updated 2 years ago
- P4 compatible HLS modules☆11Updated 7 years ago
- ☆51Updated 3 years ago
- LeapIO: Efficient and Portable Virtual NVMe Storage on ARM SoCs (ASPLOS'20)☆29Updated 4 years ago
- ☆60Updated 4 years ago
- An infrastructure for inline acceleration of network applications☆30Updated 3 years ago
- ☆167Updated 4 years ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆37Updated this week
- Framework for FPGA-accelerated Middlebox Development☆46Updated 2 years ago
- P4-14/16 Bluespec Compiler☆87Updated 7 years ago
- SmartNIC☆14Updated 6 years ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆146Updated 6 months ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 5 years ago
- An FPGA-based NetTLP adapter☆26Updated 5 years ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Updated 2 years ago
- A Fast, Scalable and Programmable Packet Scheduler in Hardware☆38Updated 6 years ago
- AMD OpenNIC Shell includes the HDL source files☆127Updated 9 months ago