microsoft / DUA
DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine boundaries, DUA provides global names and a common interface for communicating across various resources, the underlying network automatically routing traffic and managing resource multiplexing.
☆38Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for DUA
- ☆55Updated 4 months ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆101Updated last year
- ☆18Updated 3 years ago
- An Agile Chisel-Based SoC Design Framework☆26Updated 2 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆34Updated 3 years ago
- ☆32Updated 3 years ago
- ☆31Updated last month
- ☆47Updated 4 months ago
- ☆30Updated 8 years ago
- Clio, ASPLOS'22.☆72Updated 2 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆55Updated 8 months ago
- P4 compatible HLS modules☆10Updated 6 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆33Updated 6 years ago
- AMD OpenNIC Shell includes the HDL source files☆99Updated 5 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- LeapIO: Efficient and Portable Virtual NVMe Storage on ARM SoCs (ASPLOS'20)☆26Updated 3 years ago
- Ethernet switch implementation written in Verilog☆40Updated last year
- corundum work on vu13p☆17Updated last year
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- ☆43Updated 2 years ago
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs☆120Updated last year
- Modifications to GEM5 for running kernel bypass networking. (DPDK)☆15Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆104Updated 3 weeks ago
- An infrastructure for inline acceleration of network applications☆30Updated 3 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆19Updated 4 years ago
- A Fast, Scalable and Programmable Packet Scheduler in Hardware☆37Updated 5 years ago
- Distributed Accelerator OS☆60Updated 2 years ago
- upstream: https://github.com/RALC88/gem5☆32Updated last year
- A platform for emulating Virtio devices with FPGAs☆25Updated 3 years ago