microsoft / DUALinks
DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine boundaries, DUA provides global names and a common interface for communicating across various resources, the underlying network automatically routing traffic and managing resource multiplexing.
☆38Updated 2 years ago
Alternatives and similar repositories for DUA
Users that are interested in DUA are comparing it to the libraries listed below
Sorting:
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆102Updated 2 years ago
- ☆62Updated 3 months ago
- ☆32Updated 9 years ago
- An Agile Chisel-Based SoC Design Framework☆27Updated 3 years ago
- ☆51Updated 10 months ago
- ☆58Updated 3 weeks ago
- pcie-bench code for NetFPGA/VCU709 cards☆37Updated 6 years ago
- ☆49Updated 2 years ago
- ☆19Updated 4 years ago
- ☆33Updated 4 years ago
- corundum work on vu13p☆18Updated last year
- Clio, ASPLOS'22.☆77Updated 3 years ago
- ☆14Updated 2 years ago
- P4 compatible HLS modules☆11Updated 7 years ago
- DPDK Drivers for AMD OpenNIC☆25Updated last year
- Ethernet switch implementation written in Verilog☆47Updated last year
- AMD OpenNIC driver includes the Linux kernel driver☆67Updated 5 months ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 7 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆35Updated 3 years ago
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆127Updated last year
- An FPGA-based NetTLP adapter☆26Updated 5 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A parallel and distributed simulator for thousand-core chips☆24Updated 7 years ago
- Distributed Accelerator OS☆62Updated 3 years ago
- A platform for emulating Virtio devices with FPGAs☆26Updated 4 years ago
- Framework for FPGA-accelerated Middlebox Development☆44Updated 2 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆25Updated 3 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆94Updated 2 months ago
- ☆23Updated 4 years ago
- SmartNIC☆14Updated 6 years ago