microsoft / DUALinks
DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine boundaries, DUA provides global names and a common interface for communicating across various resources, the underlying network automatically routing traffic and managing resource multiplexing.
☆40Updated 3 years ago
Alternatives and similar repositories for DUA
Users that are interested in DUA are comparing it to the libraries listed below
Sorting:
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆104Updated 2 years ago
- Clio, ASPLOS'22.☆78Updated 3 years ago
- ☆35Updated 4 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆98Updated 6 months ago
- ☆72Updated 10 months ago
- ☆80Updated 4 months ago
- An Agile Chisel-Based SoC Design Framework☆26Updated 4 years ago
- ☆20Updated 4 years ago
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆137Updated 2 years ago
- SmartNIC☆14Updated 7 years ago
- ☆54Updated 3 years ago
- ☆53Updated last year
- ☆15Updated 2 years ago
- corundum work on vu13p☆22Updated 2 years ago
- An FPGA-based NetTLP adapter☆26Updated 5 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆36Updated 4 years ago
- ☆34Updated 10 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆70Updated 11 months ago
- An infrastructure for inline acceleration of network applications☆30Updated 4 years ago
- Gem5 with PCI Express integrated.☆23Updated 7 years ago
- AMD OpenNIC Shell includes the HDL source files☆135Updated 11 months ago
- pcie-bench code for NetFPGA/VCU709 cards☆43Updated 7 years ago
- ☆168Updated 4 years ago
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆12Updated 9 years ago
- P4 compatible HLS modules☆11Updated 7 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆45Updated 8 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆23Updated 5 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- ☆17Updated 3 years ago
- A parallel and distributed simulator for thousand-core chips☆27Updated 7 years ago