DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine boundaries, DUA provides global names and a common interface for communicating across various resources, the underlying network automatically routing traffic and managing resource multiplexing.
☆40Aug 30, 2022Updated 3 years ago
Alternatives and similar repositories for DUA
Users that are interested in DUA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15Apr 18, 2023Updated 3 years ago
- Alkali is a MLIR-based compiler infrastructure for SmartNICs. It allows developers to write target-independent programs, with the compile…☆30Sep 28, 2025Updated 7 months ago
- Clio, ASPLOS'22.☆80Feb 8, 2022Updated 4 years ago
- P4 compatible HLS modules☆11Apr 23, 2018Updated 8 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆48Apr 11, 2023Updated 3 years ago
- Latr: Lazy Translation Coherence - ASPLOS'18☆16Nov 15, 2021Updated 4 years ago
- ☆31Feb 21, 2021Updated 5 years ago
- ☆69Jan 7, 2023Updated 3 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Feb 17, 2026Updated 3 months ago
- The accelerometer analytical model published in ASPLOS 2020 (Accelerometer: Understanding Acceleration Opportunities forData Center Overh…☆16Jan 18, 2020Updated 6 years ago
- [ACM CoNEXT22 Best Paper Award] NTSocks: An ultra-low latency and compatible PCIe interconnect for rack-scale disaggregation.☆42Jul 11, 2024Updated last year
- Networking Template Library for Vivado HLS☆29Jul 12, 2020Updated 5 years ago
- ☆11Aug 4, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆23Jul 29, 2022Updated 3 years ago
- ☆16Nov 26, 2020Updated 5 years ago
- ☆24Feb 12, 2025Updated last year
- The official repository of the HUAWEI CLOUD FPGA Development Kit based on HUAWEI CLOUD FPGA Accelerated Cloud Server.☆57Nov 29, 2018Updated 7 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- Linux source tree with Mitosis extension for x86_64.☆13Dec 17, 2020Updated 5 years ago
- Benchmarks for High-Level Synthesis☆11Mar 17, 2023Updated 3 years ago
- Programming system for NIC-accelerated network applications☆29Oct 5, 2018Updated 7 years ago
- C++ reference implementation for Push-In First-Out Queue☆15Aug 18, 2016Updated 9 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- An infrastructure for inline acceleration of network applications☆30Oct 25, 2021Updated 4 years ago
- Simple and efficient memory pool is implemented with C++11.☆10Jun 2, 2022Updated 3 years ago
- sgx-based encrypted deduplication prototype☆13May 14, 2021Updated 5 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- An Attention Superoptimizer☆22Jan 20, 2025Updated last year
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- FPGA-based HyperLogLog Accelerator☆12Jul 13, 2020Updated 5 years ago
- An FPGA-based NetTLP adapter☆29Mar 10, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Prefetching and efficient data path for memory disaggregation☆69Jul 16, 2020Updated 5 years ago
- Enhanced PQOS (Intel RDT Software) with DDIO-related Functionalities☆16May 25, 2022Updated 3 years ago
- Decision Trees Inference☆14Apr 25, 2018Updated 8 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 10 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- 100 Gbps TCP/IP stack for Vitis shells☆232Apr 23, 2024Updated 2 years ago
- FAST☆39Nov 11, 2016Updated 9 years ago