microsoft / DUA
DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine boundaries, DUA provides global names and a common interface for communicating across various resources, the underlying network automatically routing traffic and managing resource multiplexing.
☆38Updated 2 years ago
Alternatives and similar repositories for DUA
Users that are interested in DUA are comparing it to the libraries listed below
Sorting:
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆102Updated 2 years ago
- ☆62Updated 3 months ago
- An Agile Chisel-Based SoC Design Framework☆27Updated 3 years ago
- ☆19Updated 4 years ago
- Clio, ASPLOS'22.☆76Updated 3 years ago
- ☆33Updated 4 years ago
- ☆46Updated 2 years ago
- ☆32Updated 9 years ago
- ☆51Updated 10 months ago
- pcie-bench code for NetFPGA/VCU709 cards☆35Updated 6 years ago
- ☆14Updated 2 years ago
- corundum work on vu13p☆18Updated last year
- A parallel and distributed simulator for thousand-core chips☆24Updated 7 years ago
- ☆54Updated last week
- A Programmable Hardware Architecture for Network Transport Logic☆35Updated 3 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated last year
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆24Updated 3 years ago
- P4 compatible HLS modules☆11Updated 7 years ago
- An infrastructure for inline acceleration of network applications☆30Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆91Updated last month
- Ethernet switch implementation written in Verilog☆47Updated last year
- ☆169Updated 3 years ago
- ☆59Updated 4 years ago
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆126Updated last year
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆61Updated 2 years ago
- A Fast, Scalable and Programmable Packet Scheduler in Hardware☆38Updated 5 years ago
- Memory System Microbenchmarks☆62Updated 2 years ago
- upstream: https://github.com/RALC88/gem5☆31Updated last year