microsoft / DUALinks
DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine boundaries, DUA provides global names and a common interface for communicating across various resources, the underlying network automatically routing traffic and managing resource multiplexing.
☆38Updated 2 years ago
Alternatives and similar repositories for DUA
Users that are interested in DUA are comparing it to the libraries listed below
Sorting:
- ☆63Updated 4 months ago
- ☆19Updated 4 years ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆103Updated 2 years ago
- ☆65Updated this week
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Clio, ASPLOS'22.☆77Updated 3 years ago
- An Agile Chisel-Based SoC Design Framework☆27Updated 3 years ago
- corundum work on vu13p☆19Updated last year
- AMD OpenNIC driver includes the Linux kernel driver☆67Updated 5 months ago
- ☆33Updated 4 years ago
- DPDK Drivers for AMD OpenNIC☆26Updated last year
- ☆33Updated 9 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 7 years ago
- ☆52Updated 11 months ago
- Ethernet switch implementation written in Verilog☆49Updated 2 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆37Updated 6 years ago
- ☆51Updated 3 years ago
- Networking Template Library for Vivado HLS☆28Updated 4 years ago
- A parallel and distributed simulator for thousand-core chips☆24Updated 7 years ago
- High-performance eBPF implementation in hardware.☆27Updated 3 years ago
- An FPGA-based NetTLP adapter☆26Updated 5 years ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆36Updated 3 months ago
- P4 compatible HLS modules☆11Updated 7 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.☆22Updated 2 years ago
- ☆13Updated 4 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆25Updated 3 years ago
- SmartNIC☆14Updated 6 years ago
- Gem5 with PCI Express integrated.☆18Updated 6 years ago
- ☆169Updated 3 years ago