wenxuan-hu / SSRL_workLinks
work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework
☆35Updated 2 years ago
Alternatives and similar repositories for SSRL_work
Users that are interested in SSRL_work are comparing it to the libraries listed below
Sorting:
- ☆26Updated 4 years ago
- AXI Interconnect☆52Updated 4 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆25Updated 3 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆36Updated 5 years ago
- Verification IP for APB protocol☆69Updated 4 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆23Updated 5 years ago
- Simple AMBA VIP, Include axi/ahb/apb☆27Updated last year
- ☆20Updated 2 years ago
- Maven Silicon Project☆19Updated 6 years ago
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆42Updated 5 years ago
- Sample UVM code for axi ram dut☆36Updated 3 years ago
- ☆42Updated last year
- Verification IP for APB protocol☆29Updated 4 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆24Updated 6 months ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆16Updated 4 years ago
- DDR3 function verification environment in UVM☆25Updated 7 years ago
- SoC Based on ARM Cortex-M3☆33Updated 3 months ago
- UVM resource from github, run simulation use YASAsim flow☆29Updated 5 years ago
- Verification IP for SPI protocol☆18Updated 5 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- UVM VIP architecture generator☆20Updated 5 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Updated 12 years ago
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆13Updated 4 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 4 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆49Updated 5 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆96Updated 2 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆55Updated 5 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆65Updated last year
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆31Updated last year