work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework
☆39Nov 24, 2022Updated 3 years ago
Alternatives and similar repositories for SSRL_work
Users that are interested in SSRL_work are comparing it to the libraries listed below
Sorting:
- DDR3 function verification environment in UVM☆26Apr 1, 2018Updated 7 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- Simple AMBA VIP, Include axi/ahb/apb☆31Jul 4, 2024Updated last year
- ☆27May 11, 2021Updated 4 years ago
- Verification IP for APB protocol☆73Dec 18, 2020Updated 5 years ago
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆15May 16, 2021Updated 4 years ago
- ☆48Nov 3, 2023Updated 2 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆39Jun 24, 2020Updated 5 years ago
- UVM testbench for verifying the Pulpino SoC☆12Mar 23, 2020Updated 5 years ago
- UVM Clock and Reset Agent☆14Jun 29, 2017Updated 8 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆75Mar 21, 2024Updated last year
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Jul 7, 2018Updated 7 years ago
- General Purpose I/O agent written in UVM☆18Jun 29, 2017Updated 8 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆123Jul 22, 2021Updated 4 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆18Feb 27, 2025Updated last year
- ☆19Aug 11, 2022Updated 3 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆20May 4, 2017Updated 8 years ago
- Sample UVM code for axi ram dut☆40Dec 14, 2021Updated 4 years ago
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆35Feb 28, 2026Updated last week
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- ☆21Feb 20, 2026Updated 2 weeks ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆106Jul 2, 2023Updated 2 years ago
- PCIE 5.0 Graduation project (Verification Team)☆102Jan 27, 2024Updated 2 years ago
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆48Jun 19, 2020Updated 5 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆25Nov 24, 2019Updated 6 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆60Aug 9, 2020Updated 5 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- ☆11May 8, 2022Updated 3 years ago
- An Open Source Link Protocol and Controller☆28Aug 1, 2021Updated 4 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆13Oct 26, 2019Updated 6 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago