wenxuan-hu / SSRL_workLinks
work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework
☆35Updated 2 years ago
Alternatives and similar repositories for SSRL_work
Users that are interested in SSRL_work are comparing it to the libraries listed below
Sorting:
- ☆26Updated 4 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆26Updated 3 years ago
- Verification IP for APB protocol☆69Updated 4 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆37Updated 5 years ago
- AXI Interconnect☆52Updated 4 years ago
- Simple AMBA VIP, Include axi/ahb/apb☆27Updated last year
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Updated 5 years ago
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆44Updated 5 years ago
- Sample UVM code for axi ram dut☆37Updated 3 years ago
- ☆20Updated 2 years ago
- DDR3 function verification environment in UVM☆25Updated 7 years ago
- Maven Silicon Project☆19Updated 6 years ago
- ☆42Updated last year
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 4 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Updated 12 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆64Updated last year
- Verification IP for APB protocol☆29Updated 5 years ago
- UART design in SV and verification using UVM and SV☆49Updated 5 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆55Updated 5 years ago
- a very simple risc_cpu verification demo with uvm☆26Updated 6 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆26Updated 7 months ago
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆13Updated 4 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆16Updated 4 years ago
- Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation inc…☆20Updated last year
- SoC Based on ARM Cortex-M3☆33Updated 4 months ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆64Updated last year
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 7 years ago
- Verification IP for I2C protocol☆48Updated 3 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- Verification IP for SPI protocol☆19Updated 5 years ago