☆15Jan 8, 2022Updated 4 years ago
Alternatives and similar repositories for RDF-2020
Users that are interested in RDF-2020 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆33Dec 16, 2021Updated 4 years ago
- DATC RDF☆49Jul 31, 2020Updated 5 years ago
- ☆99Jun 24, 2025Updated 9 months ago
- A small and simple rv32i core written in Verilog☆17Jul 29, 2022Updated 3 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆46Dec 24, 2018Updated 7 years ago
- ☆31Apr 23, 2024Updated last year
- ☆29Jun 23, 2023Updated 2 years ago
- ☆26Feb 7, 2022Updated 4 years ago
- Proof of concept for CVE-2018-4150 by @cmwdotme☆14May 8, 2018Updated 7 years ago
- Public repository for Task 6 of OpenROAD project. ML-based PDN synthesis and optimization.☆36Jul 6, 2023Updated 2 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆145Feb 27, 2023Updated 3 years ago
- Power grid analysis☆20Aug 5, 2020Updated 5 years ago
- ☆19Sep 23, 2022Updated 3 years ago
- (Keep It) Simple Stupid Database☆10Jul 16, 2017Updated 8 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆34Aug 4, 2023Updated 2 years ago
- ☆10Jul 11, 2018Updated 7 years ago
- A lightweight & optimised fast Poisson solver for execution on both CPU & GPU.☆14Dec 19, 2025Updated 3 months ago
- ☆12Aug 18, 2023Updated 2 years ago
- Open-source 3D IC EDA (still updating)☆35Mar 15, 2026Updated last week
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆23May 24, 2025Updated 10 months ago
- Circuit release of the MAGICAL project☆40Jan 10, 2020Updated 6 years ago
- Deep learning toolkit-enabled VLSI placement☆961Feb 19, 2026Updated last month
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆92Aug 22, 2024Updated last year
- Verilog hardware abstraction library☆50Updated this week
- ☆10Apr 8, 2025Updated 11 months ago
- ☆33Nov 25, 2022Updated 3 years ago
- ☆18Jan 25, 2023Updated 3 years ago
- Simple strutured VERILOG netlist to SPICE netlist translator☆25May 22, 2022Updated 3 years ago
- ☆11Aug 26, 2023Updated 2 years ago
- Color C lib for printf☆10May 17, 2015Updated 10 years ago
- ☆14Aug 17, 2024Updated last year
- ☆15Jun 30, 2024Updated last year
- 張耀文老師的"奈米積體電路實體設計"作業(Physical Design)☆11Jan 18, 2024Updated 2 years ago
- ☆54Apr 8, 2024Updated last year
- [CVPRW'22] A privacy attack that exploits Adversarial Training models to compromise the privacy of Federated Learning systems.☆12Jul 7, 2022Updated 3 years ago
- Characterizing and Optimizing EDA Flows for the Cloud (DATE'2021 and TCAD)☆11Nov 2, 2021Updated 4 years ago
- Machine Generated Analog IC Layout☆277Apr 24, 2024Updated last year
- UCSD Detailed Router☆95Jan 5, 2021Updated 5 years ago
- ☆18Apr 12, 2024Updated last year