ieee-ceda-datc / RDF-2020Links
☆15Updated 3 years ago
Alternatives and similar repositories for RDF-2020
Users that are interested in RDF-2020 are comparing it to the libraries listed below
Sorting:
- DATC RDF☆50Updated 5 years ago
- Collection of digital hardware modules & projects (benchmarks)☆75Updated last month
- ☆77Updated 3 weeks ago
- DATC Robust Design Flow.☆36Updated 5 years ago
- Open Source Detailed Placement engine☆40Updated 6 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆44Updated 7 years ago
- A Standalone Structural Verilog Parser☆99Updated 3 years ago
- VLSI EDA Global Router☆79Updated 7 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Updated 8 months ago
- ☆107Updated 6 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆29Updated 5 years ago
- IDEA project source files☆111Updated 2 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆54Updated last year
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆189Updated 7 months ago
- EDA physical synthesis optimization kit☆64Updated 2 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆108Updated last year
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 7 years ago
- ☆90Updated 6 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆136Updated last year
- ☆33Updated 5 years ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 3 years ago
- ☆49Updated last year
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆103Updated 6 months ago
- Delay Calculation ToolKit☆32Updated 3 years ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆49Updated 4 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆60Updated 11 months ago
- OpenDesign Flow Database☆17Updated 7 years ago
- ☆29Updated last year
- A LEF/DEF Utility.☆33Updated 6 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago