ieee-ceda-datc / RDF-2020
☆13Updated 3 years ago
Alternatives and similar repositories for RDF-2020:
Users that are interested in RDF-2020 are comparing it to the libraries listed below
- DATC RDF☆49Updated 4 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- Collection of digital hardware modules & projects (benchmarks)☆42Updated 3 months ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆39Updated 6 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆20Updated 6 years ago
- ☆17Updated last year
- GPU-based logic synthesis tool☆80Updated 7 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆98Updated 11 months ago
- ☆28Updated 3 years ago
- ☆37Updated 10 months ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆53Updated 4 years ago
- A LEF/DEF Utility.☆27Updated 5 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆123Updated 7 months ago
- Open Source Detailed Placement engine☆36Updated 5 years ago
- Global Router Built for ICCAD Contest 2019☆30Updated 4 years ago
- VLSI EDA Global Router☆71Updated 7 years ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 2 years ago
- ☆32Updated 5 years ago
- ☆24Updated 3 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆43Updated last month
- EDA physical synthesis optimization kit☆50Updated last year
- ☆24Updated last year
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆40Updated 4 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆41Updated 5 months ago
- Circuit release of the MAGICAL project☆31Updated 5 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆26Updated 2 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆79Updated last month
- ☆38Updated 2 years ago
- 2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing …☆28Updated last year
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆20Updated last year