khoapham / bitmanLinks
☆24Updated 5 years ago
Alternatives and similar repositories for bitman
Users that are interested in bitman are comparing it to the libraries listed below
Sorting:
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- ☆88Updated 2 years ago
- Chisel components for FPGA projects☆126Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆48Updated 9 years ago
- ☆14Updated 5 years ago
- ☆81Updated last year
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Verilog Content Addressable Memory Module☆108Updated 3 years ago
- ☆66Updated 2 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆62Updated 2 years ago
- Chisel Learning Journey☆109Updated 2 years ago
- DEPRECATED. Please use Chipyard (https://github.com/ucb-bar/chipyard) to build BOOM☆36Updated 5 years ago
- Project repo for the POSH on-chip network generator☆49Updated 4 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- ☆63Updated 4 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- ☆77Updated 10 years ago
- PCI express simulation framework for Cocotb☆173Updated 3 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- Comment on the rocket-chip source code☆180Updated 6 years ago
- Public release☆57Updated 5 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆123Updated 3 months ago
- Provides dot visualizations of chisel/firrtl circuits☆121Updated 2 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆172Updated 5 years ago