khoapham/bitman external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

khoapham/bitman

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/khoapham/bitman)

Close

khoapham / bitmanView on GitHubMore

• External links
• Readme badge

☆25Mar 27, 2020Updated 5 years ago

Alternatives and similar repositories for bitman

Users that are interested in bitman are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• khoapham / efcad

  View on GitHub
  ☆16Aug 21, 2019Updated 6 years ago
• FPGA-Research / zynq-ultrascale-readback-capture

  View on GitHub
  This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…
  ☆18Nov 15, 2019Updated 6 years ago
• t-crest / reconfig

  View on GitHub
  Hardware and script files related to dynamic partial reconfiguration
  ☆11Mar 16, 2018Updated 8 years ago
• warclab / zycap

  View on GitHub
  Zynq PR Management
  ☆13Apr 20, 2016Updated 9 years ago
• warclab / dyract

  View on GitHub
  DyRACT Open Source Repository
  ☆16May 4, 2016Updated 9 years ago
• byuccl / tincr

  View on GitHub
  A Tcl-based CAD Tool Framework for Xilinx's Vivado Design Suite
  ☆44Oct 21, 2019Updated 6 years ago
• byuccl / RapidSmith2

  View on GitHub
  RapidSmith2 - the Vivado successor to RapidSmith. Released Jan 4, 2017.
  ☆43Dec 14, 2019Updated 6 years ago
• FPGA-Research / byteman

  View on GitHub
  Bitstream relocation and manipulation tool.
  ☆51Feb 20, 2026Updated last month
• SymbiFlow / vtr-verilog-to-routing

  View on GitHub
  SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆39Aug 21, 2024Updated last year
• Xilinx / SDFEC-PYNQ

  View on GitHub
  A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC
  ☆13Jun 29, 2022Updated 3 years ago
• samehattia / StateMover

  View on GitHub
  StateMover is a checkpoint-based debugging framework for FPGAs.
  ☆22Jul 14, 2022Updated 3 years ago
• UIUC-ChenLab / Nimblock

  View on GitHub
  ☆13Jun 20, 2023Updated 2 years ago
• icgrp / hipr

  View on GitHub
  ☆17Feb 3, 2023Updated 3 years ago
• mirjanastojilovic / RDS

  View on GitHub
  FPGA routing delay sensors for effective remote power analysis attacks
  ☆13Aug 13, 2024Updated last year
• Xilinx / ZCU111-PYNQ

  View on GitHub
  Board files to build the ZCU111 PYNQ image
  ☆21Oct 11, 2022Updated 3 years ago
• SymbiFlow / nextpnr

  View on GitHub
  nextpnr portable FPGA place and route tool
  ☆21Aug 21, 2024Updated last year
• christiaanb / contranomy

  View on GitHub
  ☆30Mar 2, 2021Updated 5 years ago
• RHSResearchLLC / xvcd

  View on GitHub
  Xilinx Virtual Cable Daemon
  ☆20Nov 20, 2019Updated 6 years ago
• matrix-io / matrix-creator-fpga

  View on GitHub
  Reference HDL code for the MATRIX Creator's Spartan 6 FPGA
  ☆28Jan 15, 2020Updated 6 years ago
• ikwzm / xf86-video-armsoc-xilinx

  View on GitHub
  X.org graphics driver for ARM graphics(with Zynq UltraScale+ MPSoC)
  ☆15Sep 29, 2022Updated 3 years ago
• gonced8 / mcdc

  View on GitHub
  Tool for automatic MC/DC in C and in Python.
  ☆21Sep 5, 2019Updated 6 years ago
• LauZyHou / CET6Cat_Back

  View on GitHub
  😾CET6Cat英语六级辅导网(服务端)，Django REST framework。
  ☆10Aug 13, 2019Updated 6 years ago
• LvNA-system / EasyDiff-noop

  View on GitHub
  ☆10Nov 12, 2019Updated 6 years ago
• darconeous / old-coap-archived

  View on GitHub
  Project Moved
  ☆66Nov 23, 2018Updated 7 years ago
• andestech / gcc

  View on GitHub
  ☆11Dec 23, 2025Updated 3 months ago
• thoughtpolice / clash-playground

  View on GitHub
  A Clash playground/starter kit, using Nix
  ☆36Feb 8, 2019Updated 7 years ago
• Deep-Learning-Profiling-Tools / fasten

  View on GitHub
  ☆14Apr 24, 2024Updated last year
• f4pga / icestorm

  View on GitHub
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)
  ☆34Jan 22, 2022Updated 4 years ago
• vxot / LianJia

  View on GitHub
  链家二手房挂牌价爬虫
  ☆10Jul 6, 2022Updated 3 years ago
• epfl-vlsc / bitfiltrator

  View on GitHub
  Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats
  ☆49Apr 8, 2023Updated 2 years ago
• verilog-to-routing / vtr-verilog-to-routing

  View on GitHub
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,213Updated this week
• kpdyer / regex2dfa

  View on GitHub
  Convert regular expressions to minimized DFAs in AT&T FST format.
  ☆15Jan 10, 2026Updated 2 months ago
• csl-iisc / MGVM-MICRO2022

  View on GitHub
  ☆12Oct 25, 2022Updated 3 years ago
• f4pga / axi-vip

  View on GitHub
  ☆14Jun 7, 2021Updated 4 years ago
• ems-kl / zedboard_audio

  View on GitHub
  A Audio Interface for the Zedboard
  ☆30Apr 13, 2015Updated 10 years ago
• johnpzh / parallel_ANNS

  View on GitHub
  Parallel Approximate Nearest Neighbor Search
  ☆14Nov 12, 2022Updated 3 years ago
• OpenXiangShan / env-scripts

  View on GitHub
  Scripts for XiangShan
  ☆17Updated this week
• A-T-Kristensen / patmos_HLS

  View on GitHub
  Hardware Accelerators (HwAs) constructed in Vivado HLS
  ☆20Jul 17, 2017Updated 8 years ago
• Hosseinabady / SDSoC-Benchmarks

  View on GitHub
  ☆16Jan 20, 2021Updated 5 years ago