☆26Mar 27, 2020Updated 6 years ago
Alternatives and similar repositories for bitman
Users that are interested in bitman are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆16Aug 21, 2019Updated 6 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆18Nov 15, 2019Updated 6 years ago
- FOS - FPGA Operating System☆74Oct 22, 2020Updated 5 years ago
- Hardware and script files related to dynamic partial reconfiguration☆11Mar 16, 2018Updated 8 years ago
- Zynq PR Management☆13Apr 20, 2016Updated 10 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- DyRACT Open Source Repository☆16May 4, 2016Updated 10 years ago
- A Tcl-based CAD Tool Framework for Xilinx's Vivado Design Suite☆44Oct 21, 2019Updated 6 years ago
- RapidSmith2 - the Vivado successor to RapidSmith. Released Jan 4, 2017.☆43Dec 14, 2019Updated 6 years ago
- Bitstream relocation and manipulation tool.☆53Feb 20, 2026Updated 3 months ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Jun 29, 2022Updated 3 years ago
- Library code for upcoming RetroClash book☆10Feb 22, 2025Updated last year
- StateMover is a checkpoint-based debugging framework for FPGAs.☆22Jul 14, 2022Updated 3 years ago
- ☆13Jun 20, 2023Updated 2 years ago
- ☆17Feb 3, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FPGA routing delay sensors for effective remote power analysis attacks☆13Aug 13, 2024Updated last year
- Torc: Tools for Open Reconfigurable Computing☆40Apr 12, 2017Updated 9 years ago
- nextpnr portable FPGA place and route tool☆21Aug 21, 2024Updated last year
- ☆25May 26, 2021Updated 4 years ago
- ☆31Mar 2, 2021Updated 5 years ago
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- Reference HDL code for the MATRIX Creator's Spartan 6 FPGA☆28Jan 15, 2020Updated 6 years ago
- This is a ring -1 header framework in order to simplify the creation of hypervisors on SVM☆30Nov 6, 2023Updated 2 years ago
- X.org graphics driver for ARM graphics(with Zynq UltraScale+ MPSoC)☆15Sep 29, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Tool for automatic MC/DC in C and in Python.☆21Sep 5, 2019Updated 6 years ago
- 😾CET6Cat英语六级辅导网(服务端)，Django REST framework。☆10Aug 13, 2019Updated 6 years ago
- Project Moved☆66Nov 23, 2018Updated 7 years ago
- ☆15Feb 25, 2017Updated 9 years ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆20May 30, 2019Updated 6 years ago
- A Clash playground/starter kit, using Nix☆37Feb 8, 2019Updated 7 years ago
- ☆14Apr 24, 2024Updated 2 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Jan 22, 2022Updated 4 years ago
- ☆12Dec 23, 2025Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆10May 12, 2022Updated 4 years ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆51Apr 8, 2023Updated 3 years ago
- 链家二手房挂牌价爬虫☆10Jul 6, 2022Updated 3 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,226Updated this week
- ☆42Dec 19, 2025Updated 5 months ago
- Convert regular expressions to minimized DFAs in AT&T FST format.☆15Jan 10, 2026Updated 4 months ago
- ☆12Oct 25, 2022Updated 3 years ago