Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)
☆15Mar 21, 2024Updated 2 years ago
Alternatives and similar repositories for prflow_nested_dfx
Users that are interested in prflow_nested_dfx are comparing it to the libraries listed below
Sorting:
- ☆17Feb 3, 2023Updated 3 years ago
- ☆16Oct 25, 2022Updated 3 years ago
- Hardware and script files related to dynamic partial reconfiguration☆11Mar 16, 2018Updated 8 years ago
- ☆17Nov 29, 2019Updated 6 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆170Nov 7, 2023Updated 2 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Apr 5, 2024Updated last year
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆13Apr 1, 2020Updated 5 years ago
- Benchmarks for High-Level Synthesis☆10Mar 17, 2023Updated 3 years ago
- TMMA: A Tiled Matrix Multiplication Accelerator for Self-Attention Projections in Transformer Models, optimized for edge deployment on Xi…☆27Mar 24, 2025Updated 11 months ago
- ☆10Jun 4, 2024Updated last year
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆35Jun 3, 2025Updated 9 months ago
- hardware (ASIC) DEFLATE designed for low-latency page-granularity memory compression and implemented in Chisel☆16Nov 15, 2024Updated last year
- A minimal LiteX SoC definition for the TinyFPGA BX☆14Jul 8, 2019Updated 6 years ago
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆14Nov 15, 2022Updated 3 years ago
- A Python based 8085 assembler.☆13Feb 18, 2025Updated last year
- Open-source AI acceleration on FPGA: from ONNX to RTL☆49Updated this week
- ☆19Sep 15, 2021Updated 4 years ago
- ☆27Feb 27, 2025Updated last year
- 七夕孤寡助手☆13Aug 7, 2021Updated 4 years ago
- RapidLayout: Fast Hard Block Placement of FPGA-Optimized Systolic Arrays using Evolutionary Algorithms☆18Nov 26, 2020Updated 5 years ago
- FPGA Innovation Design Competition：RISC-V Processor-based Hardware and Software Design in PGL22G☆12Sep 1, 2023Updated 2 years ago
- A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.☆14Aug 5, 2024Updated last year
- (under construction) Experimental circuit design for FPGA based PCIe accelerator board providing emulated NVMe/PCIe device that its read/…☆27Feb 7, 2023Updated 3 years ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆23Nov 17, 2021Updated 4 years ago
- Bottom up designed feed forward network functions for CNN applications☆13Jan 15, 2019Updated 7 years ago
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Feb 9, 2022Updated 4 years ago
- ReRAM implementation on CNN☆18Dec 30, 2018Updated 7 years ago
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆20Sep 3, 2019Updated 6 years ago
- [TCAD'24] This repository contains the source code for the paper "FireFly v2: Advancing Hardware Support for High-Performance Spiking Neu…☆25May 9, 2024Updated last year
- Verilog AST☆20Dec 2, 2023Updated 2 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆185Mar 8, 2026Updated 2 weeks ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Feb 22, 2024Updated 2 years ago
- Superpixels through Iterative CLEarcutting (SICLE) framework☆10Aug 25, 2023Updated 2 years ago
- ☆32Updated this week
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆91Feb 11, 2020Updated 6 years ago
- ☆19Mar 17, 2021Updated 5 years ago
- Fully-Polarized Ship Detection Dataset☆20Jan 18, 2024Updated 2 years ago
- ordspecsim: The Swarm architecture simulator☆24Feb 15, 2023Updated 3 years ago
- [Pattern Recognition, 2020] Covariance Descriptors on a Gaussian Manifold and their Application to Image Set Classification☆12May 28, 2022Updated 3 years ago