icgrp / prflow_nested_dfx
Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)
☆12Updated 8 months ago
Related projects ⓘ
Alternatives and complementary repositories for prflow_nested_dfx
- The Verilog source code for DRUM approximate multiplier.☆28Updated last year
- ☆13Updated 4 years ago
- eyeriss-chisel3☆39Updated 2 years ago
- ☆60Updated 5 years ago
- ☆14Updated 2 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆63Updated last year
- ☆26Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆24Updated 3 years ago
- ☆67Updated 10 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆83Updated 4 years ago
- PYNQ Composabe Overlays☆67Updated 5 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆48Updated 5 months ago
- A verilog implementation for Network-on-Chip☆67Updated 6 years ago
- ☆70Updated last year
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆19Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆129Updated 4 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆30Updated this week
- An integrated CGRA design framework☆83Updated last week
- An Open-Source Tool for CGRA Accelerators☆57Updated 3 months ago
- HLS for Networks-on-Chip☆31Updated 3 years ago
- ☆13Updated last year
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- Ratatoskr NoC Simulator☆21Updated 3 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆16Updated 6 years ago
- ☆55Updated 4 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆56Updated 4 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆9Updated 4 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆32Updated 2 months ago