snu-comparch / TenderLinks
Tender: Accelerating Large Language Models via Tensor Decompostion and Runtime Requantization (ISCA'24)
☆21Updated last year
Alternatives and similar repositories for Tender
Users that are interested in Tender are comparing it to the libraries listed below
Sorting:
- ☆32Updated this week
- ☆52Updated 3 months ago
- ☆111Updated last year
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆112Updated last year
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆72Updated 6 months ago
- UPMEM LLM Framework allows profiling PyTorch layers and functions and simulate those layers/functions with a given hardware profile.☆36Updated 2 months ago
- ☆196Updated this week
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆29Updated last year
- ☆55Updated last year
- ☆97Updated last year
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆95Updated last year
- ☆48Updated 4 years ago
- A co-design architecture on sparse attention☆53Updated 4 years ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆47Updated last year
- Official implementation of EMNLP'23 paper "Revisiting Block-based Quantisation: What is Important for Sub-8-bit LLM Inference?"☆23Updated 2 years ago
- PIM-DL: Expanding the Applicability of Commodity DRAM-PIMs for Deep Learning via Algorithm-System Co-Optimization☆33Updated last year
- ☆48Updated 2 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆68Updated 3 weeks ago
- ☆35Updated 5 years ago
- ViTALiTy (HPCA'23) Code Repository☆23Updated 2 years ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆41Updated 3 months ago
- [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design☆117Updated 2 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆17Updated last year
- Torch2Chip (MLSys, 2024)☆54Updated 6 months ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆97Updated 5 months ago
- Implementation of Microscaling data formats in SystemVerilog.☆26Updated 3 months ago
- ☆28Updated 2 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆157Updated 8 months ago
- Serpens is an HBM FPGA accelerator for SpMV☆22Updated last year