snu-comparch / TenderLinks
Tender: Accelerating Large Language Models via Tensor Decompostion and Runtime Requantization (ISCA'24)
☆21Updated last year
Alternatives and similar repositories for Tender
Users that are interested in Tender are comparing it to the libraries listed below
Sorting:
- ☆32Updated this week
- ☆111Updated last year
- ☆20Updated 3 weeks ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆30Updated last year
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆112Updated last year
- ☆22Updated 8 months ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆76Updated 6 months ago
- ☆47Updated 4 years ago
- ☆51Updated 3 months ago
- ☆56Updated last year
- UPMEM LLM Framework allows profiling PyTorch layers and functions and simulate those layers/functions with a given hardware profile.☆36Updated 3 months ago
- ☆105Updated last year
- A co-design architecture on sparse attention☆53Updated 4 years ago
- ☆202Updated 3 weeks ago
- ViTALiTy (HPCA'23) Code Repository☆23Updated 2 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆99Updated last year
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆48Updated last year
- Official implementation of EMNLP'23 paper "Revisiting Block-based Quantisation: What is Important for Sub-8-bit LLM Inference?"☆24Updated 2 years ago
- ☆49Updated 3 months ago
- [TRETS 2025][FPGA 2024] FPGA Accelerator for Imbalanced SpMV using HLS☆16Updated 2 months ago
- A bit-level sparsity-awared multiply-accumulate process element.☆18Updated last year
- ☆28Updated 2 years ago
- Torch2Chip (MLSys, 2024)☆54Updated 7 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆69Updated last month
- EDA toolchain for processing-in-memory architectures, including an architecture synthesizer, a compiler, and a simulator☆15Updated 5 months ago
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆19Updated 7 months ago
- [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design☆123Updated 2 years ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆18Updated last year
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆102Updated 6 months ago