snu-comparch / Tender
Tender: Accelerating Large Language Models via Tensor Decompostion and Runtime Requantization (ISCA'24)
☆13Updated 7 months ago
Alternatives and similar repositories for Tender:
Users that are interested in Tender are comparing it to the libraries listed below
- ☆21Updated this week
- ☆18Updated 2 months ago
- ☆90Updated last year
- A co-design architecture on sparse attention☆51Updated 3 years ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆24Updated 11 months ago
- ☆43Updated 3 years ago
- NeuPIMs Simulator☆70Updated 8 months ago
- ☆112Updated 7 months ago
- ☆53Updated 7 months ago
- Official implementation of EMNLP'23 paper "Revisiting Block-based Quantisation: What is Important for Sub-8-bit LLM Inference?"☆19Updated last year
- PALM: A Efficient Performance Simulator for Tiled Accelerators with Large-scale Model Training☆15Updated 8 months ago
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆82Updated 5 months ago
- MICRO22 artifact evaluation for Sparseloop☆41Updated 2 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆90Updated last week
- ☆39Updated 9 months ago
- UPMEM LLM Framework allows profiling PyTorch layers and functions and simulate those layers/functions with a given hardware profile.☆20Updated last week
- ViTALiTy (HPCA'23) Code Repository☆21Updated last year
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆28Updated 8 months ago
- [HPCA'24] Smart-Infinity: Fast Large Language Model Training using Near-Storage Processing on a Real System☆40Updated 11 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆45Updated 2 months ago
- LLM Inference analyzer for different hardware platforms☆52Updated 3 weeks ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆68Updated 2 weeks ago
- ☆22Updated last year
- Implementation of Microscaling data formats in SystemVerilog.☆14Updated 5 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆44Updated last month
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆13Updated 4 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated this week
- [FPGA 2024]FPGA Accelerator for Imbalanced SpMV using HLS☆8Updated last week
- ☆32Updated 4 years ago