snu-comparch / TenderLinks
Tender: Accelerating Large Language Models via Tensor Decompostion and Runtime Requantization (ISCA'24)
☆24Updated last year
Alternatives and similar repositories for Tender
Users that are interested in Tender are comparing it to the libraries listed below
Sorting:
- ☆33Updated last week
- ☆28Updated last month
- ☆113Updated 2 years ago
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆116Updated last year
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆78Updated 7 months ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆30Updated last year
- ☆47Updated 4 years ago
- ☆25Updated 9 months ago
- A co-design architecture on sparse attention☆54Updated 4 years ago
- Official implementation of EMNLP'23 paper "Revisiting Block-based Quantisation: What is Important for Sub-8-bit LLM Inference?"☆24Updated 2 years ago
- ☆212Updated last month
- MICRO22 artifact evaluation for Sparseloop☆45Updated 3 years ago
- MICRO 2024 Evaluation Artifact for FuseMax☆16Updated last year
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆21Updated 8 months ago
- Torch2Chip (MLSys, 2024)☆55Updated 8 months ago
- ☆115Updated last year
- ☆51Updated 2 weeks ago
- [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design☆124Updated 2 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆69Updated 2 months ago
- ☆58Updated last year
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆45Updated last year
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆104Updated last year
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆106Updated 7 months ago
- PIM-DL: Expanding the Applicability of Commodity DRAM-PIMs for Deep Learning via Algorithm-System Co-Optimization☆34Updated last year
- ViTALiTy (HPCA'23) Code Repository☆23Updated 2 years ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆49Updated 4 months ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆54Updated 2 years ago
- ☆35Updated 5 years ago
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆49Updated 3 months ago
- A bit-level sparsity-awared multiply-accumulate process element.☆18Updated last year