port from python to C++ PyVCD lib
☆24Mar 4, 2026Updated 4 months ago
Alternatives and similar repositories for vcd-writer
Users that are interested in vcd-writer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Python package for writing Value Change Dump (VCD) files.☆135Nov 10, 2024Updated last year
- Open source replacement for the KryoFlux DTC tool☆17Oct 13, 2013Updated 12 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- 无刷电机驱动 程序+电路板 FOC for BLDC motor, code and PCB project☆16Jan 27, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Experimental platform built around Xilinx Kintex-7 FPGA for development and customization of RAM controllers supporting RDIMM DDR4 RAM mo…☆26Sep 11, 2025Updated 9 months ago
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- ☆35Nov 6, 2024Updated last year
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- A basic -- but hopefully realistic -- pynvim rplugin example for demonstration / documentation purpose☆11Dec 10, 2022Updated 3 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆39Jun 30, 2026Updated last week
- Library to access Mooshimeter from Linux☆22Mar 15, 2018Updated 8 years ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆29Jul 17, 2025Updated 11 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- A 32-bit 5-stage RISC-V pipeline processor core with traps, S privilege mode, virtual memory, cache, branch prediction and TLB. Powered b…☆15Feb 14, 2024Updated 2 years ago
- PSSGen: Portable Test and Stimulus Standard DSL Generator☆15Jun 30, 2026Updated last week
- A tool for making password-protected files☆12Jul 6, 2023Updated 3 years ago
- ☆39Updated this week
- A library for generating pseudo-random (but "realistic") data in python. A port of the faker gem to python (making use of its rich locale…☆19Oct 16, 2014Updated 11 years ago
- Advanced Peripheral Bus (APB) UVM testbench project☆10Apr 9, 2017Updated 9 years ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- An AMD am2901 4-bit ALU slice☆10Feb 14, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- CPU敏捷开发框架（龙芯杯2024）☆28Sep 6, 2024Updated last year
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- A Verilog Synthesis Regression Test☆39Jan 19, 2026Updated 5 months ago
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- 8MB FastRAM expansion for Amiga 1200☆22Dec 29, 2024Updated last year
- ☆12Dec 27, 2022Updated 3 years ago
- ☆23Sep 25, 2017Updated 8 years ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆35Oct 15, 2018Updated 7 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Simple usbmon frontend☆13Jan 20, 2017Updated 9 years ago
- Algol 60 compiler for Electrologica X1, restored☆16Jul 27, 2025Updated 11 months ago
- ☆16May 25, 2026Updated last month
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆31Jan 25, 2026Updated 5 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆22Mar 22, 2023Updated 3 years ago
- VIP-Bench benchmarks for evaluating secure computation frameworks (e.g., HE, MPC, SE, etc...)☆13Jun 9, 2023Updated 3 years ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 11 years ago