port from python to C++ PyVCD lib
☆24Mar 4, 2026Updated 5 months ago
Alternatives and similar repositories for vcd-writer
Users that are interested in vcd-writer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- UVM-SystemC reference implementation☆20Updated this week
- Python package for writing Value Change Dump (VCD) files.☆135Aug 11, 2026Updated 2 weeks ago
- RISC-V instruction encoding/decoding☆12Mar 22, 2023Updated 3 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 8 years ago
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆35Nov 6, 2024Updated last year
- A basic -- but hopefully realistic -- pynvim rplugin example for demonstration / documentation purpose☆11Dec 10, 2022Updated 3 years ago
- ☆56Updated this week
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated last year
- A 32-bit 5-stage RISC-V pipeline processor core with traps, S privilege mode, virtual memory, cache, branch prediction and TLB. Powered b…☆15Feb 14, 2024Updated 2 years ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- A tool for making password-protected files☆12Jul 6, 2023Updated 3 years ago
- An AMD am2901 4-bit ALU slice☆10Feb 14, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The MiBench testsuite, extended for use in general embedded environments☆15Oct 20, 2018Updated 7 years ago
- A Verilog Synthesis Regression Test☆39Jan 19, 2026Updated 7 months ago
- Experimental platform built around Xilinx Kintex-7 FPGA for development and customization of RAM controllers supporting RDIMM DDR4 RAM mo…☆28Sep 11, 2025Updated 11 months ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- A fork of v7x86☆18Oct 22, 2022Updated 3 years ago
- Algol 60 compiler for Electrologica X1, restored☆16Jul 27, 2025Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆22Mar 22, 2023Updated 3 years ago
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- ☆12Dec 27, 2022Updated 3 years ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆35Oct 15, 2018Updated 7 years ago
- A Customized ASIC framework for Retro Stuff☆31Updated this week
- Example usage of experimental Swift-C++ interop.☆13Dec 14, 2022Updated 3 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆41Mar 1, 2019Updated 7 years ago
- Fortran 66 Snoopy Calendar generator updated to be buildable in modern times☆13May 15, 2026Updated 3 months ago
- operating system but in effekt (poc)☆16Mar 14, 2026Updated 5 months ago
- Visual Studio Code Target Communication Framework (TCF) Debugger Extension☆10May 27, 2026Updated 3 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- VCD file (Value Change Dump) command line viewer☆119Nov 9, 2025Updated 9 months ago
- Livejournal or Dreamwidth archive utility☆14Jul 10, 2026Updated last month
- Virtual Breadboard / PCB simulation for Prototyping and Educational Purposes☆15Jun 4, 2023Updated 3 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- RISC-V Virtual Prototype☆193Jul 21, 2026Updated last month
- HelloCpp Sample Project☆15Feb 29, 2016Updated 10 years ago