port from python to C++ PyVCD lib
☆24Mar 4, 2026Updated 3 months ago
Alternatives and similar repositories for vcd-writer
Users that are interested in vcd-writer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V instruction encoding/decoding☆12Mar 22, 2023Updated 3 years ago
- Open source replacement for the KryoFlux DTC tool☆17Oct 13, 2013Updated 12 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- 无刷电机驱动 程序+电路板 FOC for BLDC motor, code and PCB project☆16Jan 27, 2024Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- 一个快捷方便的剪贴板应用 A Qt5 Project☆15Dec 1, 2018Updated 7 years ago
- A basic -- but hopefully realistic -- pynvim rplugin example for demonstration / documentation purpose☆11Dec 10, 2022Updated 3 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆39Updated this week
- Library to access Mooshimeter from Linux☆22Mar 15, 2018Updated 8 years ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆29Jul 17, 2025Updated 11 months ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- A 32-bit 5-stage RISC-V pipeline processor core with traps, S privilege mode, virtual memory, cache, branch prediction and TLB. Powered b…☆15Feb 14, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A tool for making password-protected files☆12Jul 6, 2023Updated 2 years ago
- ☆37Updated this week
- A library for generating pseudo-random (but "realistic") data in python. A port of the faker gem to python (making use of its rich locale…☆19Oct 16, 2014Updated 11 years ago
- Advanced Peripheral Bus (APB) UVM testbench project☆10Apr 9, 2017Updated 9 years ago
- An AMD am2901 4-bit ALU slice☆10Feb 14, 2023Updated 3 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- CPU敏捷开发框架（龙芯杯2024）☆27Sep 6, 2024Updated last year
- The MiBench testsuite, extended for use in general embedded environments☆14Oct 20, 2018Updated 7 years ago
- A Verilog Synthesis Regression Test☆38Jan 19, 2026Updated 5 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆12Dec 27, 2022Updated 3 years ago
- ☆23Sep 25, 2017Updated 8 years ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆35Oct 15, 2018Updated 7 years ago
- Simple usbmon frontend☆13Jan 20, 2017Updated 9 years ago
- OSMesa Demos☆16Dec 20, 2012Updated 13 years ago
- set of ELF tools☆12Sep 1, 2015Updated 10 years ago
- IBM Platform-Independent Software Analysis☆15Mar 12, 2018Updated 8 years ago
- A fork of v7x86☆18Oct 22, 2022Updated 3 years ago
- Algol 60 compiler for Electrologica X1, restored☆16Jul 27, 2025Updated 10 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆15May 25, 2026Updated 3 weeks ago
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆30Jan 25, 2026Updated 4 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆22Mar 22, 2023Updated 3 years ago
- Example usage of experimental Swift-C++ interop.☆13Dec 14, 2022Updated 3 years ago
- VIP-Bench benchmarks for evaluating secure computation frameworks (e.g., HE, MPC, SE, etc...)☆13Jun 9, 2023Updated 3 years ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 11 years ago
- The purpose of the repo is to support CORE-V Wally architectural verification☆18Nov 11, 2025Updated 7 months ago