port from python to C++ PyVCD lib
☆24Mar 4, 2026Updated last month
Alternatives and similar repositories for vcd-writer
Users that are interested in vcd-writer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Python package for writing Value Change Dump (VCD) files.☆133Nov 10, 2024Updated last year
- Open source replacement for the KryoFlux DTC tool☆17Oct 13, 2013Updated 12 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- 无刷电机驱动 程序+电路板 FOC for BLDC motor, code and PCB project☆16Jan 27, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- ☆34Nov 6, 2024Updated last year
- 一个快捷方便的剪贴板应用 A Qt5 Project☆15Dec 1, 2018Updated 7 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆37Updated this week
- Library to access Mooshimeter from Linux☆21Mar 15, 2018Updated 8 years ago
- A simple dot file / graph generator for Verilog syntax trees.☆23Jul 16, 2016Updated 9 years ago
- ☆24Apr 10, 2026Updated last week
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated 11 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- PSSGen: Portable Test and Stimulus Standard DSL Generator☆14Dec 29, 2025Updated 3 months ago
- A tool for making password-protected files☆12Jul 6, 2023Updated 2 years ago
- A library for generating pseudo-random (but "realistic") data in python. A port of the faker gem to python (making use of its rich locale…☆19Oct 16, 2014Updated 11 years ago
- An AMD am2901 4-bit ALU slice☆10Feb 14, 2023Updated 3 years ago
- CPU敏捷开发框架（龙芯杯2024）☆27Sep 6, 2024Updated last year
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- The MiBench testsuite, extended for use in general embedded environments☆13Oct 20, 2018Updated 7 years ago
- A Verilog Synthesis Regression Test☆37Jan 19, 2026Updated 3 months ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆23Sep 25, 2017Updated 8 years ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆35Oct 15, 2018Updated 7 years ago
- Simple usbmon frontend☆13Jan 20, 2017Updated 9 years ago
- set of ELF tools☆12Sep 1, 2015Updated 10 years ago
- IBM Platform-Independent Software Analysis☆14Mar 12, 2018Updated 8 years ago
- A fork of v7x86☆17Oct 22, 2022Updated 3 years ago
- ☆14Jun 7, 2021Updated 4 years ago
- Algol 60 compiler for Electrologica X1, restored☆15Jul 27, 2025Updated 8 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Mar 22, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 10 years ago
- The purpose of the repo is to support CORE-V Wally architectural verification☆18Nov 11, 2025Updated 5 months ago
- Example usage of experimental Swift-C++ interop.☆13Dec 14, 2022Updated 3 years ago
- ☆14Jan 24, 2016Updated 10 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆41Mar 1, 2019Updated 7 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- Visual Studio Code Target Communication Framework (TCF) Debugger Extension☆10Mar 3, 2026Updated last month