MICSim-official / MICSim_V1.0
Official code of paper "MICSim: A Modular Simulator for Mixed-signal Compute-in-Memory based AI Accelerator", ASP-DAC 2025
☆18Updated 2 months ago
Alternatives and similar repositories for MICSim_V1.0:
Users that are interested in MICSim_V1.0 are comparing it to the libraries listed below
- ☆50Updated last week
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆59Updated 10 months ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆33Updated 2 years ago
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆36Updated 5 years ago
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆159Updated 2 months ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆62Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆42Updated 4 years ago
- ☆39Updated 7 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆46Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆134Updated 11 months ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆22Updated 3 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆46Updated 4 months ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆18Updated 7 months ago
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆30Updated 2 months ago
- ☆13Updated 9 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆68Updated 3 years ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆27Updated 8 months ago
- RTL implementation of Flex-DPE.☆97Updated 4 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆89Updated 3 years ago
- Stochastic Computing for Deep Neural Networks☆30Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆66Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated 3 weeks ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆45Updated last week
- MICRO22 artifact evaluation for Sparseloop☆41Updated 2 years ago
- HW accelerator mapping optimization framework for in-memory computing☆21Updated last month
- MNSIM_Python_v1.0. The former circuits-level version link: https://github.com/Zhu-Zhenhua/MNSIM_V1.1☆34Updated last year
- ☆62Updated last week
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆23Updated last year
- A co-design architecture on sparse attention☆51Updated 3 years ago
- ☆47Updated 11 months ago