Embedded 32-bit RISC uProcessor with SDRAM Controller
☆26Sep 2, 2021Updated 5 years ago
Alternatives and similar repositories for embedded_risc
Users that are interested in embedded_risc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- ☆16Apr 21, 2019Updated 7 years ago
- 根据最近看的一本书编写的对应RTL以及Testbench☆20Mar 12, 2017Updated 9 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 12 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆14Aug 9, 2026Updated 3 weeks ago
- Educational 16-bit MIPS Processor☆18Feb 16, 2019Updated 7 years ago
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- BiSUNA framework specialized to compile for the Xilinx Alveo U50☆13Dec 3, 2020Updated 5 years ago
- RISC-V instruction set CPUs in HardCaml☆15Sep 20, 2016Updated 9 years ago
- Dual RISC-V DISC with integrated eFPGA☆18Oct 9, 2021Updated 4 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 12 years ago
- Alternative compiler for the J1B embedded CPU☆15Oct 31, 2020Updated 5 years ago
- ☆30May 11, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆10Feb 8, 2023Updated 3 years ago
- List of several designs I have been working through the years to avoid re-designing it again☆16Jun 17, 2024Updated 2 years ago
- H.264/AVC Baseline Decoder☆16Jul 17, 2014Updated 12 years ago
- USB 1.1 PHY☆11Jul 17, 2014Updated 12 years ago
- Detection of newly drone devices, characterized by very small size. Proposal of a method that is cheaper and simpler than current methods…☆16Jul 8, 2022Updated 4 years ago
- PCB layout for my cheap FPGA HDMI experimenting board☆10Aug 21, 2014Updated 12 years ago
- Verilog VGA font generator 8 by 16 pixels☆16Mar 30, 2022Updated 4 years ago
- Cache Controller for a multi-level Cache memory using four-way set-associative mapping with write-back, no-write allocate and LRU policy.…☆10Jul 22, 2020Updated 6 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- General Purpose AXI Direct Memory Access☆80May 12, 2024Updated 2 years ago
- ☆13Nov 5, 2017Updated 8 years ago
- Cycle accurate MC6502 compatible processor in Verilog.☆16Oct 11, 2021Updated 4 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆52Jan 31, 2022Updated 4 years ago
- DMA Hardware Description with Verilog☆20Dec 20, 2019Updated 6 years ago
- ☆18Nov 4, 2024Updated last year
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 7 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 12 years ago
- 💎 A 32-bit ARM Processor Implementation in Verilog HDL☆30Mar 21, 2022Updated 4 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆34Dec 6, 2021Updated 4 years ago
- DPI module for UART-based console interaction with Verilator simulations☆27Oct 27, 2012Updated 13 years ago
- ☆21Nov 18, 2022Updated 3 years ago
- I2C controller core☆55Jan 1, 2023Updated 3 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆56Aug 14, 2024Updated 2 years ago
- ☆51Feb 7, 2025Updated last year
- A safe immutable string format for C☆14Jul 13, 2026Updated last month