freecores / embedded_riscLinks
Embedded 32-bit RISC uProcessor with SDRAM Controller
☆25Updated 4 years ago
Alternatives and similar repositories for embedded_risc
Users that are interested in embedded_risc are comparing it to the libraries listed below
Sorting:
- turbo 8051☆29Updated 8 years ago
- Another tiny RISC-V implementation☆64Updated 4 years ago
- DDR4 Simulation Project in System Verilog☆44Updated 11 years ago
- Ethernet MAC 10/100 Mbps☆31Updated 4 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆108Updated 4 years ago
- Demo SoC for SiliconCompiler.☆62Updated this week
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 6 years ago
- Yet Another RISC-V Implementation☆99Updated last year
- Ethernet MAC 10/100 Mbps☆83Updated 6 years ago
- SPI-Flash XIP Interface (Verilog)☆48Updated 4 years ago
- This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop☆40Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆82Updated 3 years ago
- Experiments with fixed function renderers and Chisel HDL☆60Updated 6 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 6 years ago
- FPGA implementation of a CDR targeting a Xilinx Kintex-7 for data rates up to 250 MHz☆19Updated 4 years ago
- A series of CORDIC related projects☆121Updated last year
- 3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.☆92Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated last year
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- DisplayPort IP-core☆83Updated last month
- pulp_soc is the core building component of PULP based SoCs☆82Updated 10 months ago
- Extensible FPGA control platform☆61Updated 2 years ago
- USB Full Speed PHY☆48Updated 5 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆72Updated 7 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆86Updated last year
- TCP/IP controlled VPI JTAG Interface.☆69Updated last year
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆30Updated 3 years ago
- USB 2.0 Device IP Core☆74Updated 8 years ago