freecores / embedded_risc
Embedded 32-bit RISC uProcessor with SDRAM Controller
☆25Updated 3 years ago
Alternatives and similar repositories for embedded_risc:
Users that are interested in embedded_risc are comparing it to the libraries listed below
- turbo 8051☆29Updated 7 years ago
- USB Full Speed PHY☆42Updated 4 years ago
- DDR4 Simulation Project in System Verilog☆36Updated 10 years ago
- Ethernet MAC 10/100 Mbps☆26Updated 3 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 3 months ago
- Another tiny RISC-V implementation☆54Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆79Updated 5 years ago
- Hamming ECC Encoder and Decoder to protect memories☆31Updated 2 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- USB -> AXI Debug Bridge☆36Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- USB 1.1 Host and Function IP core☆21Updated 10 years ago
- Dual RISC-V DISC with integrated eFPGA☆16Updated 3 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 4 years ago
- Extensible FPGA control platform☆59Updated last year
- Ethernet 10GE MAC☆45Updated 10 years ago
- I2C controller core☆39Updated 2 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆23Updated 2 weeks ago
- JTAG Test Access Port (TAP)☆33Updated 10 years ago
- Wishbone interconnect utilities☆39Updated last month
- Wishbone controlled I2C controllers☆47Updated 4 months ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆31Updated 5 years ago
- AXI-4 RAM Tester Component☆17Updated 4 years ago
- WISHBONE Builder☆14Updated 8 years ago
- ☆57Updated 2 years ago
- DSP WishBone Compatible Cores☆13Updated 10 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆51Updated 9 months ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆54Updated last month
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- Imaging application using MIPI and DisplayPort to process image☆23Updated 5 years ago