freecores / embedded_riscLinks
Embedded 32-bit RISC uProcessor with SDRAM Controller
☆25Updated 3 years ago
Alternatives and similar repositories for embedded_risc
Users that are interested in embedded_risc are comparing it to the libraries listed below
Sorting:
- Another tiny RISC-V implementation☆56Updated 4 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆101Updated 3 years ago
- Yet Another RISC-V Implementation☆96Updated 10 months ago
- turbo 8051☆29Updated 7 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- Implemetation of pipelined ARM7TDMI processor in Verilog☆90Updated 7 years ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 5 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆93Updated this week
- IP operations in verilog (simulation and implementation on ice40)☆58Updated 5 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 6 months ago
- A series of CORDIC related projects☆110Updated 8 months ago
- A set of Wishbone Controlled SPI Flash Controllers☆85Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- Demo SoC for SiliconCompiler.☆60Updated 2 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆88Updated 4 years ago
- 3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.☆86Updated 4 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- Wishbone interconnect utilities☆41Updated 6 months ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- Verilog implementation of a RISC-V core☆123Updated 6 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- A Tiny Processor Core☆110Updated 3 weeks ago