freecores / embedded_riscView external linksLinks
Embedded 32-bit RISC uProcessor with SDRAM Controller
☆25Sep 2, 2021Updated 4 years ago
Alternatives and similar repositories for embedded_risc
Users that are interested in embedded_risc are comparing it to the libraries listed below
Sorting:
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- USB 1.1 PHY☆11Jul 17, 2014Updated 11 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- Dual RISC-V DISC with integrated eFPGA☆18Oct 9, 2021Updated 4 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Updated this week
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- ☆14Nov 5, 2017Updated 8 years ago
- ☆16Apr 21, 2019Updated 6 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 11 years ago
- ☆17Nov 4, 2024Updated last year
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- ☆51Feb 7, 2025Updated last year
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆24Dec 16, 2022Updated 3 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- Educational 16-bit MIPS Processor☆18Feb 16, 2019Updated 6 years ago
- 根据最近看的一本书编写的对应RTL以及Testbench☆20Mar 12, 2017Updated 8 years ago
- ☆26Jul 27, 2017Updated 8 years ago
- General Purpose AXI Direct Memory Access☆62May 12, 2024Updated last year
- ☆37Updated this week
- ☆11May 31, 2016Updated 9 years ago
- Ethernet MAC 10/100 Mbps☆31Oct 31, 2021Updated 4 years ago
- ☆27May 11, 2021Updated 4 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Jul 12, 2024Updated last year
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆33Aug 27, 2024Updated last year
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 6 years ago
- to study xilinx fpga using Zybo Z7-20 board☆14Mar 13, 2024Updated last year
- A simple pam account module to process HBAC rules stored on an IPA server☆10May 14, 2018Updated 7 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆82Oct 28, 2023Updated 2 years ago
- System on Chip toolkit for Amaranth HDL☆100Jan 28, 2026Updated 2 weeks ago
- ☆38Aug 12, 2015Updated 10 years ago
- Step by step tutorial for building CortexM0 SoC☆39Mar 29, 2022Updated 3 years ago
- The ASN.1 Compiler☆10Nov 14, 2023Updated 2 years ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆10Oct 3, 2017Updated 8 years ago
- ☆10Aug 15, 2019Updated 6 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- ☆10Jul 30, 2020Updated 5 years ago
- Clock Domain Crossing Design（use MCP formulation without feedback）基于MCP不带反馈的跨时钟域设计☆12Jan 3, 2020Updated 6 years ago
- 一个开源的基于stm32的磁悬浮项目☆15Nov 21, 2023Updated 2 years ago