freecores / embedded_risc
Embedded 32-bit RISC uProcessor with SDRAM Controller
☆24Updated 3 years ago
Related projects: ⓘ
- USB Full Speed PHY☆38Updated 4 years ago
- IEEE 754 floating point library in system-verilog and vhdl☆26Updated 4 months ago
- DDR4 Simulation Project in System Verilog☆31Updated 10 years ago
- Another tiny RISC-V implementation☆51Updated 3 years ago
- turbo 8051☆28Updated 7 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆84Updated 4 years ago
- USB -> AXI Debug Bridge☆33Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆75Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆57Updated 4 years ago
- Dual RISC-V DISC with integrated eFPGA☆15Updated 2 years ago
- Extensible FPGA control platform☆52Updated last year
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated 10 months ago
- Wishbone controlled I2C controllers☆40Updated 6 months ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆40Updated 2 years ago
- IP Cores that can be used within Vivado☆24Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆24Updated 2 years ago
- JTAG Test Access Port (TAP)☆30Updated 10 years ago
- Minimal DVI / HDMI Framebuffer☆74Updated 4 years ago
- Wishbone interconnect utilities☆34Updated 3 months ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆58Updated last year
- ☆21Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆57Updated last month
- Cortex-M0 DesignStart Wrapper☆17Updated 5 years ago
- A small 32-bit implementation of the RISC-V architecture☆31Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆72Updated last year
- PCI Express controller model☆41Updated last year
- SPI-Flash XIP Interface (Verilog)☆36Updated 2 years ago
- I2C controller core☆30Updated last year
- ☆28Updated 7 years ago
- Verilog Ethernet components for FPGA implementation☆14Updated last year