Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast an UVM based agent for any protocol.
☆13Apr 29, 2015Updated 10 years ago
Alternatives and similar repositories for cagt
Users that are interested in cagt are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- Code snippets from articles published on www.amiq.com/consulting/blog☆37Jun 14, 2024Updated last year
- A CSV file parser, written in SystemVerilog☆27Jul 13, 2016Updated 9 years ago
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- Support code for DVCon 2021 paper submission☆12Mar 1, 2021Updated 5 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Just A Really Very Impressive Systemverilog UVM Kit☆18Dec 17, 2020Updated 5 years ago
- YAMM package repository☆32Mar 20, 2023Updated 3 years ago
- UVM resource from github, run simulation use YASAsim flow☆33Apr 25, 2020Updated 5 years ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆35Apr 15, 2020Updated 5 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- UVM VIP architecture generator☆21Aug 24, 2020Updated 5 years ago
- UVM Clock and Reset Agent☆14Jun 29, 2017Updated 8 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆74Nov 22, 2019Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- SystemVerilog Logger☆19Sep 30, 2025Updated 5 months ago
- AXI X-Bar☆19Apr 8, 2020Updated 5 years ago
- SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA)☆74Jan 14, 2021Updated 5 years ago
- Useful UVM extensions☆27Jul 10, 2024Updated last year
- SystemVerilog VIP for AMBA APB protocol☆87Nov 11, 2021Updated 4 years ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆25Jul 17, 2025Updated 8 months ago
- make your verilog DUT test more smart☆22Sep 9, 2016Updated 9 years ago
- Traces for SVA - SystemVerilog Assertions; Will use Go2UVM package to write traces and use uvm_report_mock to predict errors☆11Sep 2, 2016Updated 9 years ago
- YosysHQ SVA AXI Properties☆49Feb 7, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆35Feb 28, 2026Updated 3 weeks ago
- CORE-V MCU UVM Environment and Test Bench☆26Jul 19, 2024Updated last year
- Examples of unions, interfaces, and assertions in SystemVerilog☆13Aug 31, 2013Updated 12 years ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated 10 months ago
- Code for the second edition of Advanced UVM.☆32Jan 28, 2017Updated 9 years ago
- Simple template-based UVM code generator☆29Jan 4, 2023Updated 3 years ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- Ten Thousand Failures Blog☆12Jul 22, 2014Updated 11 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Python packages providing a library for Verification Stimulus and Coverage☆142Mar 16, 2026Updated last week
- UVM register utility generation by inputting xls table☆39Aug 22, 2023Updated 2 years ago
- Reflection API for SystemVerilog☆15Jun 5, 2025Updated 9 months ago
- SystemVerilog Extension Library -- a library of utilities for generic programming and increased productivity☆34Updated this week
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆70Feb 13, 2025Updated last year
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆11Sep 23, 2022Updated 3 years ago
- UVM/systemverilog/verilog/python VIM IDE☆16Aug 21, 2013Updated 12 years ago