Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast an UVM based agent for any protocol.
☆13Apr 29, 2015Updated 11 years ago
Alternatives and similar repositories for cagt
Users that are interested in cagt are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 6 years ago
- Just A Really Very Impressive Systemverilog UVM Kit☆17Dec 17, 2020Updated 5 years ago
- Code snippets from articles published on www.amiq.com/consulting/blog☆37Jun 14, 2024Updated 2 years ago
- A CSV file parser, written in SystemVerilog☆26Jul 13, 2016Updated 10 years ago
- AMIQ Externally Controlled Test Bench☆12Jan 13, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- Support code for DVCon 2021 paper submission☆13Mar 1, 2021Updated 5 years ago
- SystemVerilog Logger☆19Apr 6, 2026Updated 6 months ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆37Apr 15, 2020Updated 6 years ago
- YAMM package repository☆35Mar 20, 2023Updated 3 years ago
- A mock framework for use with SVUnit☆19Jun 27, 2023Updated 3 years ago
- UVM resource from github, run simulation use YASAsim flow☆34Apr 25, 2020Updated 6 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Code for the second edition of Advanced UVM.☆33Jan 28, 2017Updated 9 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆11May 27, 2019Updated 7 years ago
- Reflection API for SystemVerilog☆14Mar 30, 2026Updated 7 months ago
- UVM VIP architecture generator☆21Aug 24, 2020Updated 6 years ago
- UVM Clock and Reset Agent☆15Jun 29, 2017Updated 9 years ago
- Open-Source Framework for Co-Emulation☆13Feb 12, 2021Updated 5 years ago
- SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA)☆74Jan 14, 2021Updated 5 years ago
- ☆15May 10, 2019Updated 7 years ago
- SystemVerilog Extension Library -- a library of utilities for generic programming and increased productivity☆47Oct 25, 2026Updated last week
- SystemVerilog VIP for AMBA APB protocol☆91Nov 11, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆75Nov 22, 2019Updated 6 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆38Dec 24, 2024Updated last year
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated 4 months ago
- General Purpose I/O agent written in UVM☆17Jun 29, 2017Updated 9 years ago
- AXI X-Bar☆19Apr 8, 2020Updated 6 years ago
- UVM interactive debug library☆34Feb 28, 2026Updated 8 months ago
- 日语动词变形工具☆10Sep 2, 2020Updated 6 years ago
- JSON lib in Systemverilog☆44Feb 23, 2022Updated 4 years ago
- Generate UVM testbench framework template files with Python 3☆26Dec 23, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Useful UVM extensions☆28Jul 10, 2024Updated 2 years ago
- Traces for SVA - SystemVerilog Assertions; Will use Go2UVM package to write traces and use uvm_report_mock to predict errors☆12Sep 2, 2016Updated 10 years ago
- Examples of unions, interfaces, and assertions in SystemVerilog☆14Aug 31, 2013Updated 13 years ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆64Oct 7, 2026Updated 3 weeks ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆35Feb 2, 2026Updated 9 months ago
- UVM verification kits which uses YASA as simulation script☆19Dec 10, 2019Updated 6 years ago
- DVSim is a build and run system written in Python that runs a variety of EDA tool flows☆16Updated this week