amiq-consulting / cagt
Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast an UVM based agent for any protocol.
☆11Updated 9 years ago
Related projects ⓘ
Alternatives and complementary repositories for cagt
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Updated 4 years ago
- UVM Clock and Reset Agent☆12Updated 7 years ago
- Andes Vector Extension support added to riscv-dv☆14Updated 4 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆12Updated 9 years ago
- This script builds the UVM register model, based on pre-defined address map in markdown (mk) style☆12Updated 6 years ago
- CORE-V MCU UVM Environment and Test Bench☆17Updated 4 months ago
- Generate UVM testbench framework template files with Python 3☆21Updated 4 years ago
- Open-Source Framework for Co-Emulation☆11Updated 3 years ago
- UVM VIP architecture generator☆17Updated 4 years ago
- A mock framework for use with SVUnit☆15Updated last year
- Useful UVM extensions☆20Updated 4 months ago
- ☆11Updated 4 months ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆14Updated 4 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆12Updated 3 years ago
- YosysHQ SVA AXI Properties☆32Updated last year
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆30Updated 4 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆25Updated 3 weeks ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Updated 2 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆15Updated 6 months ago
- ☆15Updated 5 years ago
- verification of simple axi-based cache☆17Updated 5 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆29Updated 3 years ago
- Common SystemVerilog RTL modules for RgGen☆11Updated 6 months ago
- ☆20Updated 5 years ago
- Just A Really Very Impressive Systemverilog UVM Kit☆15Updated 3 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆10Updated 4 years ago
- General Purpose I/O agent written in UVM☆14Updated 7 years ago
- A CSV file parser, written in SystemVerilog☆24Updated 8 years ago