amiq-consulting / cagt
Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast an UVM based agent for any protocol.
☆12Updated 9 years ago
Alternatives and similar repositories for cagt:
Users that are interested in cagt are comparing it to the libraries listed below
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Updated 4 years ago
- UVM Clock and Reset Agent☆13Updated 7 years ago
- Generate UVM testbench framework template files with Python 3☆25Updated 5 years ago
- CORE-V MCU UVM Environment and Test Bench☆21Updated 9 months ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆12Updated 9 years ago
- This script builds the UVM register model, based on pre-defined address map in markdown (mk) style☆12Updated 7 years ago
- Andes Vector Extension support added to riscv-dv☆15Updated 4 years ago
- UVM VIP architecture generator☆19Updated 4 years ago
- Useful UVM extensions☆22Updated 9 months ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆16Updated 5 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆15Updated 3 years ago
- ☆12Updated 9 months ago
- A mock framework for use with SVUnit☆17Updated last year
- Open-Source Framework for Co-Emulation☆11Updated 4 years ago
- Various low power labs using sky130☆12Updated 3 years ago
- General Purpose I/O agent written in UVM☆15Updated 7 years ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆34Updated 5 years ago
- YAMM package repository☆26Updated 2 years ago
- Simple template-based UVM code generator☆26Updated 2 years ago
- ☆15Updated 5 years ago
- UVM Python Verification Agents Library☆14Updated 4 years ago
- Support code for DVCon 2021 paper submission☆11Updated 4 years ago
- UVM verification kits which uses YASA as simulation script☆13Updated 5 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆28Updated this week
- Hardware Design, Exploration, and Code Generation for SoC Designers☆10Updated 5 years ago
- A CSV file parser, written in SystemVerilog☆25Updated 8 years ago
- ☆29Updated this week
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆17Updated 11 months ago
- verification of simple axi-based cache☆18Updated 5 years ago
- Verification IP for UART protocol☆16Updated 4 years ago