freecores / pci
PCI bridge
☆16Updated 10 years ago
Related projects ⓘ
Alternatives and complementary repositories for pci
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- SPI core☆12Updated 10 years ago
- USB 1.1 Host and Function IP core☆19Updated 10 years ago
- Wishbone interconnect utilities☆37Updated 6 months ago
- UART 16550 core☆30Updated 10 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆71Updated 7 months ago
- A set of Wishbone Controlled SPI Flash Controllers☆76Updated 2 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆39Updated 3 years ago
- double_fpu_verilog☆15Updated 10 years ago
- USB -> AXI Debug Bridge☆35Updated 3 years ago
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago
- DDR3 SDRAM controller☆18Updated 10 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 3 years ago
- SPI-Flash XIP Interface (Verilog)☆35Updated 3 years ago
- UART -> AXI Bridge☆58Updated 3 years ago
- USB Full Speed PHY☆39Updated 4 years ago
- Minimal DVI / HDMI Framebuffer☆76Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆58Updated 4 years ago
- Reed Solomon Decoder (204,188)☆11Updated 10 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆29Updated 4 years ago
- Generic AXI master stub☆19Updated 10 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆39Updated 7 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆32Updated 4 years ago
- ☆15Updated 6 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆43Updated 11 months ago
- Cortex-M0 DesignStart Wrapper☆17Updated 5 years ago
- Verilog Repository for GIT☆30Updated 3 years ago
- ☆47Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆58Updated 2 years ago
- HDL components to build a customized Wishbone crossbar switch☆14Updated 5 years ago