open-design / riscv-soc-cores
☆37Updated 3 years ago
Alternatives and similar repositories for riscv-soc-cores:
Users that are interested in riscv-soc-cores are comparing it to the libraries listed below
- Wishbone interconnect utilities☆39Updated last month
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- TCP/IP controlled VPI JTAG Interface.☆64Updated last month
- RISCV model for Verilator/FPGA targets☆49Updated 5 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Open-source high performance AXI4-based HyperRAM memory controller☆69Updated 2 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Verilog wishbone components☆113Updated last year
- SpinalHDL Hardware Math Library☆85Updated 8 months ago
- ☆35Updated last year
- ☆26Updated last year
- Python script to transform a VCD file to wavedrom format☆75Updated 2 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆43Updated 9 years ago
- JTAG Test Access Port (TAP)☆33Updated 10 years ago
- Python Tool for UVM Testbench Generation☆50Updated 9 months ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- Repository gathering basic modules for CDC purpose☆53Updated 5 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- Small (Q)SPI flash memory programmer in Verilog☆59Updated 2 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆66Updated 2 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- UART 16550 core☆33Updated 10 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆33Updated 10 months ago
- UART -> AXI Bridge☆60Updated 3 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 2 weeks ago
- Extensible FPGA control platform☆59Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- USB Full Speed PHY☆41Updated 4 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆62Updated 6 years ago
- UART models for cocotb☆26Updated 2 years ago