open-design / riscv-soc-cores
☆37Updated 3 years ago
Alternatives and similar repositories for riscv-soc-cores:
Users that are interested in riscv-soc-cores are comparing it to the libraries listed below
- Wishbone interconnect utilities☆39Updated last month
- Spen's Official OpenOCD Mirror☆48Updated this week
- TCP/IP controlled VPI JTAG Interface.☆64Updated 2 months ago
- ☆26Updated last year
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- RISCV model for Verilator/FPGA targets☆49Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆69Updated 2 years ago
- ☆36Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- USB Full Speed PHY☆41Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- Verilog wishbone components☆113Updated last year
- JTAG Test Access Port (TAP)☆33Updated 10 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆53Updated last month
- RISC-V RV32IMAFC Core for MCU☆36Updated last month
- SpinalHDL Hardware Math Library☆85Updated 8 months ago
- Repository gathering basic modules for CDC purpose☆53Updated 5 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- Extensible FPGA control platform☆59Updated last year
- Python Tool for UVM Testbench Generation☆50Updated 9 months ago
- ☆40Updated 3 years ago
- UART -> AXI Bridge☆60Updated 3 years ago
- Yet Another RISC-V Implementation☆89Updated 5 months ago
- Open source ISS and logic RISC-V 32 bit project☆43Updated 3 months ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆68Updated 2 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆44Updated 4 months ago