☆43May 3, 2026Updated last month
Alternatives and similar repositories for riscv-soc-cores
Users that are interested in riscv-soc-cores are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGArduino binary☆13Aug 5, 2019Updated 6 years ago
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- A simple RISC-V core, described with Verilog☆27Jun 1, 2013Updated 13 years ago
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- Basic floating-point components for RISC-V processors☆12Aug 13, 2017Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆17Jul 7, 2018Updated 7 years ago
- ☆14Nov 5, 2017Updated 8 years ago
- ☆24Jan 12, 2016Updated 10 years ago
- 平头哥无剑100开源SoC平台（双核E902，安全启动，BootROM，IOPMP，Mailbox，RSA-2048，SHA-2， WS2812，Flash）☆23Sep 2, 2023Updated 2 years ago
- Python script for generating Xilinx .coe files for RAM initializing☆19Jan 3, 2019Updated 7 years ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- ☆10Nov 6, 2018Updated 7 years ago
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated last year
- ☆27Jul 27, 2017Updated 8 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The RECON project creates library for Nios II Microcontroller System and Tool chain. The library includes a collection of hardware config…☆21Dec 31, 2018Updated 7 years ago
- Cortex M0 based SoC☆78Sep 9, 2021Updated 4 years ago
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆34Nov 23, 2020Updated 5 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆32Jul 12, 2024Updated last year
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- A RISC-V processor☆15Dec 11, 2018Updated 7 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated 2 years ago
- ☆26Aug 10, 2023Updated 2 years ago
- Featherweight RISC-V implementation☆53Jan 17, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Firmware for cypress cyusb3014 chip for Amungo's nut4nt boards with NTLab NT1065 four-channel multiband☆10Aug 18, 2022Updated 3 years ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Dec 26, 2022Updated 3 years ago
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 8 years ago
- FPGA state machine for minimalistic USB HID device hosting☆15Aug 27, 2022Updated 3 years ago
- Multi-Rail Power Sequencer, capable of monitoring and sequencing up to 144 power rails, offers a configurable and rich set of features, s…☆21May 4, 2026Updated last month
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆71May 30, 2022Updated 4 years ago
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆18Feb 26, 2023Updated 3 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆15Jun 2, 2026Updated 2 weeks ago
- autonomous driving contest reference kit☆10Dec 2, 2021Updated 4 years ago
- RISCV SoftCPU Contest 2018☆14Nov 17, 2018Updated 7 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- RISC-V CPU Core☆436Jun 24, 2025Updated 11 months ago
- Learn the Design of a 6-stage pipelined RISC-V CPU☆16Oct 22, 2025Updated 7 months ago
- KPU - the RISC based Open Source CPU☆17Nov 4, 2017Updated 8 years ago