☆43Apr 18, 2026Updated 3 weeks ago
Alternatives and similar repositories for riscv-soc-cores
Users that are interested in riscv-soc-cores are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGArduino binary☆13Aug 5, 2019Updated 6 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆35Jul 10, 2016Updated 9 years ago
- A small RISC-V RV32I core written in VHDL, intended as testbed for my personal VHDL learning☆31May 22, 2018Updated 7 years ago
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- A simple RISC-V core, described with Verilog☆27Jun 1, 2013Updated 12 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- Basic floating-point components for RISC-V processors☆12Aug 13, 2017Updated 8 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆17Jul 7, 2018Updated 7 years ago
- ☆14Nov 5, 2017Updated 8 years ago
- ☆24Jan 12, 2016Updated 10 years ago
- Python script for generating Xilinx .coe files for RAM initializing☆18Jan 3, 2019Updated 7 years ago
- ☆10Nov 6, 2018Updated 7 years ago
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated last year
- ☆27Jul 27, 2017Updated 8 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Cortex M0 based SoC☆77Sep 9, 2021Updated 4 years ago
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆34Nov 23, 2020Updated 5 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆31Jul 12, 2024Updated last year
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- A RISC-V processor☆15Dec 11, 2018Updated 7 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- ☆26Aug 10, 2023Updated 2 years ago
- Featherweight RISC-V implementation☆53Jan 17, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Firmware for cypress cyusb3014 chip for Amungo's nut4nt boards with NTLab NT1065 four-channel multiband☆11Aug 18, 2022Updated 3 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Dec 26, 2022Updated 3 years ago
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 7 years ago
- FPGA state machine for minimalistic USB HID device hosting☆15Aug 27, 2022Updated 3 years ago
- Verilog implementation of a RISC-V core☆139Oct 11, 2018Updated 7 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆71May 30, 2022Updated 3 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆15May 1, 2026Updated last week
- autonomous driving contest reference kit☆10Dec 2, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISCV SoftCPU Contest 2018☆14Nov 17, 2018Updated 7 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- RISC-V CPU Core☆426Jun 24, 2025Updated 10 months ago
- Learn the Design of a 6-stage pipelined RISC-V CPU☆16Oct 22, 2025Updated 6 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆70Feb 13, 2025Updated last year
- Python sample programs for i-PRO camera.☆10Apr 2, 2023Updated 3 years ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆17Jan 27, 2018Updated 8 years ago