open-design / riscv-soc-coresLinks
☆38Updated 4 years ago
Alternatives and similar repositories for riscv-soc-cores
Users that are interested in riscv-soc-cores are comparing it to the libraries listed below
Sorting:
- Verilog wishbone components☆116Updated last year
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- Wishbone interconnect utilities☆41Updated 5 months ago
- TCP/IP controlled VPI JTAG Interface.☆67Updated 6 months ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆84Updated 2 years ago
- ☆39Updated last year
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆34Updated 5 months ago
- A simple DDR3 memory controller☆58Updated 2 years ago
- ☆26Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- SpinalHDL Hardware Math Library☆89Updated last year
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆36Updated last year
- UART -> AXI Bridge☆61Updated 4 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆57Updated 2 weeks ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 7 years ago
- Slides and lab instructions for the mastering MicroBlaze session☆36Updated 3 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago
- Python script to transform a VCD file to wavedrom format☆78Updated 2 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆73Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- JTAG Test Access Port (TAP)☆34Updated 11 years ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- Python Tool for UVM Testbench Generation☆53Updated last year
- UART models for cocotb☆29Updated 2 years ago