open-design / riscv-soc-coresLinks
☆38Updated 4 years ago
Alternatives and similar repositories for riscv-soc-cores
Users that are interested in riscv-soc-cores are comparing it to the libraries listed below
Sorting:
- Verilog wishbone components☆115Updated last year
- Wishbone interconnect utilities☆41Updated 5 months ago
- TCP/IP controlled VPI JTAG Interface.☆66Updated 5 months ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- Small (Q)SPI flash memory programmer in Verilog☆63Updated 2 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆83Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- Python script to transform a VCD file to wavedrom format☆77Updated 2 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- ☆26Updated last year
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆34Updated 4 months ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- SpinalHDL Hardware Math Library☆88Updated last year
- A series of CORDIC related projects☆110Updated 8 months ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆71Updated 10 months ago
- ☆39Updated last year
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 7 years ago
- Slides and lab instructions for the mastering MicroBlaze session☆36Updated 2 years ago
- UART 16550 core☆37Updated 10 years ago
- FuseSoC standard core library☆144Updated last month
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- A simple DDR3 memory controller☆57Updated 2 years ago
- Verilog implementation of a RISC-V core☆121Updated 6 years ago
- ☆134Updated 7 months ago