JoseIuri / axi4lite2uart
This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.
☆20Updated 6 years ago
Alternatives and similar repositories for axi4lite2uart:
Users that are interested in axi4lite2uart are comparing it to the libraries listed below
- AXI Interconnect☆47Updated 3 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- ☆25Updated 3 years ago
- AHB DMA 32 / 64 bits☆54Updated 10 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆13Updated 10 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆33Updated 3 years ago
- ☆36Updated 9 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆42Updated 10 months ago
- Generic AXI to AHB bridge☆16Updated 10 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆17Updated last year
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆39Updated 3 years ago
- UVM resource from github, run simulation use YASAsim flow☆27Updated 4 years ago
- ☆19Updated 2 years ago
- DDR3 function verification environment in UVM☆23Updated 7 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- UART design in SV and verification using UVM and SV☆42Updated 5 years ago
- ☆13Updated 2 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆21Updated 6 years ago
- System Verilog and Emulation. Written all the five channels.☆33Updated 8 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- Verification IP for APB protocol☆60Updated 4 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆52Updated last year
- UART -> AXI Bridge☆60Updated 3 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆21Updated 8 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆48Updated 3 years ago
- AHB Bus lite v3.0☆15Updated 5 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆21Updated 3 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆14Updated 2 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 6 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆36Updated 8 years ago