This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.
☆24Nov 7, 2018Updated 7 years ago
Alternatives and similar repositories for axi4lite2uart
Users that are interested in axi4lite2uart are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 6 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated last month
- wifi☆12Jun 13, 2017Updated 8 years ago
- AXI Stream UART (verilog)☆12Oct 3, 2019Updated 6 years ago
- USB -> AXI Debug Bridge☆43Jun 5, 2021Updated 4 years ago
- AXI4 and AXI4-Lite interface definitions☆102Sep 20, 2020Updated 5 years ago
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 7 years ago
- System Verilog and Emulation. Written all the five channels.☆35Mar 9, 2017Updated 9 years ago
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- ☆25Feb 26, 2024Updated 2 years ago
- ☆28May 11, 2021Updated 4 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Jul 7, 2018Updated 7 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆22Dec 17, 2021Updated 4 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 6 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Apr 7, 2018Updated 7 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- ☆12Jul 20, 2022Updated 3 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆83Oct 6, 2022Updated 3 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆26Mar 26, 2020Updated 5 years ago
- General purpose IO port with AXI4-Lite interface☆10Feb 7, 2025Updated last year
- OscillatorIMP ecosystem FPGA IP sources☆27Feb 22, 2026Updated last month
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- A C++ template library for FPGAs on top of Xilinx Vivado HLS☆14Feb 2, 2017Updated 9 years ago
- Wishbone controlled I2C controllers☆57Nov 12, 2024Updated last year
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆11Sep 22, 2020Updated 5 years ago
- ☆21Dec 9, 2018Updated 7 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- I2C controller core☆49Jan 1, 2023Updated 3 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last month
- In this repository, the RTL design and verification of the axi2apb bridge communication protocol are realized. In this system, the prefer…☆20Apr 11, 2022Updated 3 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- AXI Interconnect☆56Aug 20, 2021Updated 4 years ago
- ☆22Feb 22, 2020Updated 6 years ago
- ☆20Nov 18, 2022Updated 3 years ago
- ☆27Jun 12, 2022Updated 3 years ago
- Vivado project for Xilinx Artix FPGA, used in logic analyzer☆14Jul 16, 2021Updated 4 years ago
- MIPI CSI-2 + MIPI CCS Demo☆75May 27, 2021Updated 4 years ago