Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the bus.
☆15Jan 13, 2015Updated 11 years ago
Alternatives and similar repositories for USB-Host
Users that are interested in USB-Host are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- USB2.0 Device Controller IP Core☆16Aug 18, 2023Updated 2 years ago
- USB2.0 Verilog☆20Apr 21, 2019Updated 7 years ago
- Generic AXI to AHB bridge☆18Jul 17, 2014Updated 11 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆239Oct 30, 2022Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆100Jun 6, 2020Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated 8 months ago
- USB -> AXI Debug Bridge☆44Jun 5, 2021Updated 4 years ago
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆15Mar 26, 2024Updated 2 years ago
- IPXACT Register Map Generator☆11May 9, 2021Updated 5 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- tool for converting vcd(value change dump) to ate pattern.☆11Oct 22, 2015Updated 10 years ago
- USB1.1 Host Controller + PHY☆15Aug 4, 2021Updated 4 years ago
- Design and verify the AMBA AXI protocol with single master-slave from scratch in System Verilog. Debugging the design using both a System…☆13Oct 8, 2017Updated 8 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- AXI总线连接器☆106Mar 26, 2020Updated 6 years ago
- AXI4 and AXI4-Lite interface definitions☆104Sep 20, 2020Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Dec 26, 2022Updated 3 years ago
- Train a neural network to produce latex source code which generates a given pdf file☆13May 3, 2017Updated 9 years ago
- Computer Architecture UIUC SP 2018☆14May 4, 2018Updated 8 years ago
- Verilog FPGA code : including experimental DSP audio processor☆13Dec 1, 2020Updated 5 years ago
- A RISC-V processor in system verilog☆12Jul 9, 2020Updated 5 years ago
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- Design and UVM Verification of an ALU☆13Jun 14, 2024Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- System Verilog using Functional Verification☆12Apr 8, 2024Updated 2 years ago
- ☆10Oct 16, 2023Updated 2 years ago
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆17Mar 22, 2017Updated 9 years ago
- Super Audio CD ISO-Image decoder addon☆16Apr 18, 2026Updated last month
- 基于多智能体LLM的中文金融交易框架 - TradingAgents中文增强版☆55Updated this week
- Packaging system for Mac OS X 10.5 and above; heavy optimisations, no redundant packages and a bonus beer theme☆15Apr 25, 2016Updated 10 years ago
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated last year
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 7 years ago
- FPGA USB 1.1 Low-Speed Implementation☆36Oct 3, 2018Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 6 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆18Aug 3, 2021Updated 4 years ago
- I2C Master and Slave☆39Jul 15, 2015Updated 10 years ago
- FIR Filter in Verilog☆15Nov 17, 2019Updated 6 years ago
- Port of OpenAI's Whisper model in C/C++☆10Jul 12, 2023Updated 2 years ago
- Synthesizable and Parameterized Cache Controller in Verilog☆47Jun 13, 2023Updated 2 years ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago