Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the bus.
☆16Jan 13, 2015Updated 11 years ago
Alternatives and similar repositories for USB-Host
Users that are interested in USB-Host are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- USB2.0 Device Controller IP Core☆21Aug 18, 2023Updated 3 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆32Jun 1, 2022Updated 4 years ago
- Generic AXI to AHB bridge☆18Jul 17, 2014Updated 12 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆244Oct 30, 2022Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆103Jun 6, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆12Jul 22, 2022Updated 4 years ago
- Generic AXI master stub☆20Jul 17, 2014Updated 12 years ago
- USB -> AXI Debug Bridge☆47Jun 5, 2021Updated 5 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated last year
- Design and verify the AMBA AXI protocol with single master-slave from scratch in System Verilog. Debugging the design using both a System…☆13Oct 8, 2017Updated 9 years ago
- ☆11May 27, 2019Updated 7 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆21Jan 9, 2022Updated 4 years ago
- Share JTAG chain within RISCV core and Xilinx FPGA.☆10Sep 17, 2019Updated 7 years ago
- a lib for windows phone to encode raw pcm file to mp3 file or decode MP3 to PCM☆15May 9, 2014Updated 12 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Sep 16, 2019Updated 7 years ago
- AXI总线连接器☆111Mar 26, 2020Updated 6 years ago
- AXI4 and AXI4-Lite interface definitions☆109Sep 20, 2020Updated 6 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆16Mar 26, 2024Updated 2 years ago
- VIP for AXI Protocol☆187May 24, 2022Updated 4 years ago
- USB2Sniffer: High Speed USB 2.0 capture (for LambdaConcept USB2Sniffer hardware)☆59Jun 6, 2020Updated 6 years ago
- ☆10Oct 16, 2023Updated 3 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 7 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆18Mar 22, 2017Updated 9 years ago
- Train a neural network to produce latex source code which generates a given pdf file☆13May 3, 2017Updated 9 years ago
- A RISC-V processor in system verilog☆12Jul 9, 2020Updated 6 years ago
- BSD 2-Clause licensed MP3 encoder☆19Feb 2, 2018Updated 8 years ago
- OpenMIPS——《自己动手写CPU》处理器部分☆22Mar 4, 2017Updated 9 years ago
- USB1.1 Host Controller + PHY☆18Aug 4, 2021Updated 5 years ago
- System Verilog using Functional Verification☆12Apr 8, 2024Updated 2 years ago
- ☆18Jun 12, 2023Updated 3 years ago
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated last year
- USB Full Speed PHY☆49May 3, 2020Updated 6 years ago
- Design and UVM Verification of an ALU☆13Jun 14, 2024Updated 2 years ago
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆34Nov 23, 2020Updated 5 years ago
- FPGA USB 1.1 Low-Speed Implementation☆36Oct 3, 2018Updated 8 years ago
- I2C Master and Slave☆42Jul 15, 2015Updated 11 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆21Aug 3, 2021Updated 5 years ago