kkudrolli / USB-HostLinks
Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the bus.
☆14Updated 10 years ago
Alternatives and similar repositories for USB-Host
Users that are interested in USB-Host are comparing it to the libraries listed below
Sorting:
- Generic AXI to AHB bridge☆17Updated 10 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆43Updated last year
- Verification IP for APB protocol☆66Updated 4 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- ☆20Updated 2 years ago
- AXI Interconnect☆49Updated 3 years ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆36Updated 4 years ago
- SPI interface connect to APB BUS with Verilog HDL☆31Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- ☆22Updated 4 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆33Updated 2 years ago
- UART design in SV and verification using UVM and SV☆44Updated 5 years ago
- ☆21Updated 5 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆56Updated last year
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆25Updated 8 years ago
- ☆25Updated 4 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 4 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆17Updated last year
- AHB DMA 32 / 64 bits☆56Updated 10 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆60Updated last year
- To design test bench of the APB protocol☆17Updated 4 years ago
- ☆36Updated 9 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆52Updated 4 years ago
- General Purpose AXI Direct Memory Access☆51Updated last year
- System Verilog using Functional Verification☆12Updated last year
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆25Updated 3 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 7 years ago