Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the bus.
☆15Jan 13, 2015Updated 11 years ago
Alternatives and similar repositories for USB-Host
Users that are interested in USB-Host are comparing it to the libraries listed below
Sorting:
- USB2.0 Device Controller IP Core☆14Aug 18, 2023Updated 2 years ago
- USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface☆13Oct 24, 2017Updated 8 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆31Jun 1, 2022Updated 3 years ago
- USB2.0 Verilog☆19Apr 21, 2019Updated 6 years ago
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- Generic AXI to AHB bridge☆18Jul 17, 2014Updated 11 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Jun 6, 2020Updated 5 years ago
- AXI总线连接器☆105Mar 26, 2020Updated 5 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆237Oct 30, 2022Updated 3 years ago
- AXI4 and AXI4-Lite interface definitions☆101Sep 20, 2020Updated 5 years ago
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆36Feb 6, 2019Updated 7 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated last year
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆33Nov 23, 2020Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- USB -> AXI Debug Bridge☆42Jun 5, 2021Updated 4 years ago
- Language for simplifying parameterized RTL design☆12Nov 6, 2024Updated last year
- I2C Master and Slave☆38Jul 15, 2015Updated 10 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 5 months ago
- VIP for AXI Protocol☆164May 24, 2022Updated 3 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 7 years ago
- ☆10Oct 16, 2023Updated 2 years ago
- ☆10Mar 18, 2020Updated 5 years ago
- Packaging system for Mac OS X 10.5 and above; heavy optimisations, no redundant packages and a bonus beer theme☆15Apr 25, 2016Updated 9 years ago
- ☆47Jul 2, 2023Updated 2 years ago
- UART design in SV and verification using UVM and SV☆53Nov 30, 2019Updated 6 years ago
- System Verilog using Functional Verification☆12Apr 8, 2024Updated last year
- SPI Master Core clone from OpenCores☆12Oct 4, 2013Updated 12 years ago
- DMA Project using Verilog HDL☆14Dec 26, 2019Updated 6 years ago
- FPGA Labs for EECS 151/251A (Fall 2021)☆11Oct 20, 2021Updated 4 years ago
- Super Audio CD ISO-Image decoder addon☆16Updated this week
- tool for converting vcd(value change dump) to ate pattern.☆11Oct 22, 2015Updated 10 years ago
- A Docker image for Mentor/Siemens Questa☆13Sep 26, 2023Updated 2 years ago
- Design and UVM Verification of an ALU☆10Jun 14, 2024Updated last year
- ☆10Apr 8, 2021Updated 4 years ago
- OpenTitan: Open source silicon root of trust☆10Feb 5, 2020Updated 6 years ago
- A simple implementation of the Karatsuba multiplication algorithm☆11Apr 2, 2025Updated 11 months ago
- Records Damage and Healing for Graph Based Display.☆11Jul 10, 2025Updated 7 months ago
- FIR Filter in Verilog☆15Nov 17, 2019Updated 6 years ago