kkudrolli / USB-HostLinks
Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the bus.
☆15Updated 10 years ago
Alternatives and similar repositories for USB-Host
Users that are interested in USB-Host are comparing it to the libraries listed below
Sorting:
- Verification IP for APB protocol☆71Updated 4 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆47Updated last year
- Generic AXI to AHB bridge☆17Updated 11 years ago
- AXI Interconnect☆53Updated 4 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆55Updated 5 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆66Updated last year
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆41Updated 3 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- PCIE 5.0 Graduation project (Verification Team)☆80Updated last year
- SPI interface connect to APB BUS with Verilog HDL☆37Updated 4 years ago
- ☆38Updated 10 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆26Updated 3 years ago
- Verification IP for I2C protocol☆49Updated 4 years ago
- ☆20Updated 2 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆63Updated 2 years ago
- UART design in SV and verification using UVM and SV☆49Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆40Updated 4 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- ☆69Updated 9 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- AHB3-Lite Interconnect☆94Updated last year
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- ☆23Updated 4 years ago
- Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation inc…☆20Updated last year
- General Purpose AXI Direct Memory Access☆60Updated last year