hellgate202 / crc_calcLinks
Simple and effective parallel CRC calculator written in synthesizable SystemVerilog
☆13Updated 6 years ago
Alternatives and similar repositories for crc_calc
Users that are interested in crc_calc are comparing it to the libraries listed below
Sorting:
- Groundhog - Serial ATA Host Bus Adapter☆22Updated 6 years ago
- Open FPGA Modules☆23Updated 7 months ago
- APB Logic☆18Updated 5 months ago
- ☆20Updated 5 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 4 months ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- ☆16Updated 6 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- ☆16Updated 3 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆19Updated 9 months ago
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 4 months ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- UART models for cocotb☆29Updated 2 years ago
- ☆29Updated last month
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆26Updated last week
- USB -> AXI Debug Bridge☆39Updated 3 years ago
- Common SystemVerilog RTL modules for RgGen☆12Updated this week
- Wishbone SATA Controller☆18Updated 2 weeks ago
- WISHBONE Interconnect☆11Updated 7 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆16Updated 6 months ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆19Updated 3 years ago
- Collection of IPs based on AMBA (AHB, APB, AXI) protocols☆19Updated 8 years ago
- ☆21Updated 5 years ago
- Direct Access Memory for MPSoC☆12Updated last week
- IP Cores that can be used within Vivado☆26Updated 4 years ago
- Generic AXI master stub☆19Updated 10 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated 2 weeks ago