hellgate202 / crc_calc
Simple and effective parallel CRC calculator written in synthesizable SystemVerilog
☆12Updated 5 years ago
Alternatives and similar repositories for crc_calc:
Users that are interested in crc_calc are comparing it to the libraries listed below
- Groundhog - Serial ATA Host Bus Adapter☆22Updated 6 years ago
- ☆16Updated 3 years ago
- APB Logic☆15Updated 3 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆18Updated 2 years ago
- ☆23Updated 3 weeks ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆14Updated 2 months ago
- ☆16Updated 5 years ago
- Open FPGA Modules☆23Updated 5 months ago
- WISHBONE Interconnect☆11Updated 7 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆18Updated 7 months ago
- Generic AXI master stub☆19Updated 10 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- ☆19Updated 5 years ago
- ☆14Updated last month
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- Direct Access Memory for MPSoC☆12Updated last week
- Xilinx IP repository☆13Updated 6 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Updated last week
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- ☆21Updated 5 years ago
- ☆14Updated 3 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆28Updated last month
- AXI X-Bar☆19Updated 4 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- SystemVerilog IPs and Modules for architectural redundancy designs.☆11Updated last month