hellgate202 / crc_calc
Simple and effective parallel CRC calculator written in synthesizable SystemVerilog
☆12Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for crc_calc
- Groundhog - Serial ATA Host Bus Adapter☆21Updated 6 years ago
- APB Logic☆12Updated 9 months ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆12Updated 2 years ago
- WISHBONE Interconnect☆11Updated 7 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆26Updated 9 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- ☆16Updated 5 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆15Updated last year
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 7 years ago
- ☆16Updated 2 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆18Updated 6 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆15Updated 4 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 3 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆15Updated 4 months ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆13Updated 3 months ago
- Fixed-point math library with VHDL, Python and MATLAB support☆18Updated 3 months ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated last year
- Open FPGA Modules☆23Updated last month
- IP Cores that can be used within Vivado☆24Updated 3 years ago
- Direct Access Memory for MPSoC☆12Updated 3 weeks ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆17Updated 6 years ago
- Generic AXI master stub☆19Updated 10 years ago
- ☆21Updated 2 months ago
- Implementation of the PCIe physical layer☆30Updated last week
- SDRAM controller for MIPSfpga+ system☆20Updated 4 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆12Updated 3 years ago
- SystemVerilog Logger☆16Updated 2 years ago
- MMC (and derivative standards) host controller☆22Updated 4 years ago