hellgate202 / crc_calc
Simple and effective parallel CRC calculator written in synthesizable SystemVerilog
☆12Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for crc_calc
- Groundhog - Serial ATA Host Bus Adapter☆21Updated 6 years ago
- APB Logic☆12Updated 8 months ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- ☆16Updated 5 years ago
- Generic AXI master stub☆19Updated 10 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆13Updated 2 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- Open FPGA Modules☆22Updated last month
- ☆16Updated 2 years ago
- Common SystemVerilog RTL modules for RgGen☆11Updated 5 months ago
- ☆20Updated last month
- AXI4-Compatible Verilog Cores, along with some helper modules.☆15Updated 4 years ago
- Implementation of the PCIe physical layer☆29Updated 4 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆25Updated 9 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆29Updated 3 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆19Updated 2 weeks ago
- SystemVerilog Logger☆16Updated last year
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆13Updated 3 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆30Updated last year
- VHDL PCIe Transceiver☆26Updated 4 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆10Updated last week
- ☆12Updated 3 years ago
- USB -> AXI Debug Bridge☆35Updated 3 years ago
- ☆14Updated 5 months ago
- ☆20Updated 5 years ago
- Xilinx IP repository☆13Updated 6 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 7 years ago
- Direct Access Memory for MPSoC☆12Updated last week
- WISHBONE DMA/Bridge IP Core☆17Updated 10 years ago