Simple and effective parallel CRC calculator written in synthesizable SystemVerilog
☆15Apr 11, 2019Updated 6 years ago
Alternatives and similar repositories for crc_calc
Users that are interested in crc_calc are comparing it to the libraries listed below
Sorting:
- MIPI CSI-2 RX☆38Oct 20, 2021Updated 4 years ago
- Groundhog - Serial ATA Host Bus Adapter☆23Jun 10, 2018Updated 7 years ago
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 10 years ago
- ☆16Dec 16, 2021Updated 4 years ago
- OPAE porting to Xilinx FPGA devices.☆39Aug 5, 2020Updated 5 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 6 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- A tool for those who want to use Vivado's batch mode more easily☆17Dec 16, 2019Updated 6 years ago
- A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog t…☆15Aug 29, 2022Updated 3 years ago
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆12Jan 8, 2021Updated 5 years ago
- FPGA Based GPS Synchronized Clock☆10May 7, 2021Updated 4 years ago
- Formal Verification of RISC V IM Processor☆10Mar 27, 2022Updated 3 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- Building a simple oscilloscope using FPGA board and PCB.☆20Dec 30, 2020Updated 5 years ago
- Open Source SSD Controller. NVMe and Lightstor variants☆17May 21, 2014Updated 11 years ago
- All switching software as well as control software for a physically and emulated capable network coding switch. FPGA Acceleration added .…☆10Nov 19, 2019Updated 6 years ago
- USB capture IP☆25Jun 6, 2020Updated 5 years ago
- ☆21Dec 9, 2018Updated 7 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆24Nov 7, 2018Updated 7 years ago
- ☆16Mar 18, 2024Updated 2 years ago
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆16Apr 12, 2020Updated 5 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆43Dec 1, 2019Updated 6 years ago
- ☆14Jul 5, 2019Updated 6 years ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例，并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆27Jun 1, 2023Updated 2 years ago
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆18Feb 25, 2026Updated 3 weeks ago
- Synchronous FIFOs designed in Verilog/System Verilog.☆25Dec 21, 2025Updated 3 months ago
- ☆45Apr 11, 2017Updated 8 years ago
- APB Logic☆24Feb 24, 2026Updated 3 weeks ago
- RV32I Single Cycle Processor (CPU)☆12Nov 14, 2021Updated 4 years ago
- An FPGA-based NetTLP adapter☆27Mar 10, 2020Updated 6 years ago
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆24Nov 10, 2024Updated last year
- KVM over IP Gateway targeting Zynq-7000 SoC☆21Mar 5, 2022Updated 4 years ago
- Video Stream Scaler☆39Jul 17, 2014Updated 11 years ago
- Open-Channel Open-Way Flash Controller☆22Sep 10, 2021Updated 4 years ago
- Generator for CRC HDL code (VHDL, Verilog, MyHDL)☆44Oct 13, 2023Updated 2 years ago
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago