ChinnuReddySeelam / 100DaysRTL_Part1_HDL
☆10Updated last year
Related projects ⓘ
Alternatives and complementary repositories for 100DaysRTL_Part1_HDL
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year
- Architectural design of data router in verilog☆26Updated 4 years ago
- ☆13Updated 8 months ago
- ☆36Updated 3 years ago
- Describes the best coding practices and guidelines☆10Updated 10 months ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆69Updated last year
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆16Updated 3 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆49Updated 2 years ago
- ☆16Updated 9 months ago
- SystemVerilog examples and projects☆17Updated 6 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆17Updated last year
- 5 Day TCL begginer to advanced training workshop by VSD☆16Updated last year
- Maven Silicon Project☆18Updated 6 years ago
- ☆16Updated last year
- Verification IP for APB protocol☆56Updated 3 years ago
- ☆16Updated 7 months ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆27Updated 2 years ago
- ☆40Updated last year
- SystemVerilog UVM testbench example☆27Updated 6 months ago
- Verification IP for I2C protocol☆36Updated 3 years ago
- ☆99Updated 10 months ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆14Updated 8 months ago
- Structured UVM Course☆34Updated 10 months ago
- An 8 input interrupt controller written in Verilog.☆24Updated 12 years ago
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆22Updated 5 years ago
- ☆14Updated last year
- UVM Testbench to verify serial transmission of data between SPI master and slave☆34Updated 4 years ago
- ☆9Updated last year
- This course walks you through the Linux OS commands and usage.☆19Updated 2 years ago