freecores / dvb_s2_ldpc_decoder
DVB-S2 LDPC Decoder
☆25Updated 10 years ago
Related projects ⓘ
Alternatives and complementary repositories for dvb_s2_ldpc_decoder
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆54Updated last year
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆36Updated 5 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆45Updated 8 months ago
- Polar Codes Implementation on Vhdl☆12Updated 8 years ago
- IEEE 802.11 OFDM-based transceiver system☆31Updated 6 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆44Updated 7 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆87Updated 5 months ago
- Verilog实现OFDM基带☆39Updated 8 years ago
- NMS_decode☆11Updated 4 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆12Updated 4 years ago
- The source codes of the fast x86 LDPC decoder published☆25Updated 4 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆21Updated last month
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆52Updated 5 years ago
- LTE/WiFi/5G-NR SDR Transceiver☆52Updated 5 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆44Updated last year
- 最小和算法实现☆11Updated 4 years ago
- Playing with Low-density parity-check codes☆88Updated last year
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- Playground for implementing LDPC codes on FPGA☆15Updated last year
- Partial Verilog implimentation of a WiMAX OFDM Phy☆17Updated 12 years ago
- HDL code for a complex multiplier with AXI stream Interface☆13Updated last year
- Wi-Fi LDPC codec Verilog IP core☆15Updated 5 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆19Updated 3 years ago
- DMA source and sink blocks for Xilinx Zynq FPGAs☆22Updated 4 years ago
- An RFSoC Frequency Planner developed using Python.☆20Updated last year
- This project aims to implement a digital predistortion algorithm for power amplifier linearizion using vhdl. It contains VHDL design for …☆16Updated last year
- Gaussian noise generator Verilog IP core☆28Updated last year
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆26Updated 3 years ago
- IEEE 802.16 OFDM-based transceiver system☆21Updated 5 years ago
- LDPC编码解码matlab代码和Verilog代码及资料☆41Updated 6 years ago