DVB-S2 LDPC Decoder
☆30Jul 17, 2014Updated 11 years ago
Alternatives and similar repositories for dvb_s2_ldpc_decoder
Users that are interested in dvb_s2_ldpc_decoder are comparing it to the libraries listed below
Sorting:
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆54Sep 17, 2017Updated 8 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Jul 23, 2020Updated 5 years ago
- A matlab implementation of the 802.11n LDPC encoder and decoder☆65Sep 22, 2021Updated 4 years ago
- C and MATLAB implementation for LDPC encoding and decoding☆230Jan 18, 2026Updated 2 months ago
- Turbo coder and decoder☆12Oct 11, 2023Updated 2 years ago
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆12Jan 8, 2021Updated 5 years ago
- MATLAB implementation of the DVB-S2 as in ETSI EN 302 307-1☆15Aug 26, 2021Updated 4 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated last month
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- Various Linux DVB utilities☆12Jul 11, 2013Updated 12 years ago
- 5g ldpc codes☆125Mar 5, 2019Updated 7 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- This is a CUDA application for LDPC-CC Decoder☆16Sep 28, 2015Updated 10 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆61Mar 15, 2024Updated 2 years ago
- matlab code of ldpc☆15Oct 25, 2016Updated 9 years ago
- Tools for working with the 802.11B scrambler when writing Packet-in-Packet exploits.☆20Sep 15, 2013Updated 12 years ago
- CUDA implementation of LDPC decoding algorithm☆43Dec 16, 2020Updated 5 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆462Jan 29, 2023Updated 3 years ago
- Matlab implementation of polar codes for a BEC☆11Dec 1, 2017Updated 8 years ago
- FreeRTOS/lwIP (XAPP1026) for Xilinx Zynq devices using Vivado 2016.1. This port is compatible with Xilinx Vivado 2016.1 and was tested on…☆16Mar 28, 2017Updated 8 years ago
- ☆12May 13, 2021Updated 4 years ago
- verilog☆21Jun 26, 2023Updated 2 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆76Jun 2, 2024Updated last year
- Yilong's NetFPGA-10G Repo☆12May 7, 2015Updated 10 years ago
- LUT LDPC is a collection of software tools to design and test LDPC decoders based on discrete message passing decoding using lookup table…☆16May 30, 2018Updated 7 years ago
- RTL implementation of components for DVB-S2☆138May 1, 2023Updated 2 years ago
- This project uses the speaker and the microphone of the computer to realize a complete acoustic OFDM communication system in the MATLAB e…☆16Jan 27, 2018Updated 8 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆42May 2, 2019Updated 6 years ago
- A fully trainable BP decoder, enabling the discovery of new parity check matrix through automatic learning☆13Sep 26, 2022Updated 3 years ago
- 最小和算法实现☆10Jul 12, 2020Updated 5 years ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- This is my MTech Thesis Dissertation Topic.☆10Oct 21, 2022Updated 3 years ago
- Gaussian noise generator Verilog IP core☆33May 22, 2023Updated 2 years ago
- An inserted spectrum analyzer based on Zynq-7000, which uses scheme for FPGA+ARM standalone.☆25Apr 30, 2023Updated 2 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆72Mar 13, 2026Updated last week
- Zero Forcing Equalizer refers to a form of linear equalization algorithm used in communication systems which applies the inverse of the f…☆20May 21, 2018Updated 7 years ago
- Amber ARM-compatible core☆16Jul 17, 2014Updated 11 years ago
- Software for Low Density Parity Check codes☆288Oct 2, 2020Updated 5 years ago