DVB-S2 LDPC Decoder
☆29Jul 17, 2014Updated 11 years ago
Alternatives and similar repositories for dvb_s2_ldpc_decoder
Users that are interested in dvb_s2_ldpc_decoder are comparing it to the libraries listed below
Sorting:
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆53Sep 17, 2017Updated 8 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Jul 23, 2020Updated 5 years ago
- A matlab implementation of the 802.11n LDPC encoder and decoder☆65Sep 22, 2021Updated 4 years ago
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- Turbo coder and decoder☆12Oct 11, 2023Updated 2 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆11Jan 8, 2021Updated 5 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 3 weeks ago
- This is a CUDA application for LDPC-CC Decoder☆15Sep 28, 2015Updated 10 years ago
- OFDM modem☆16Jul 17, 2014Updated 11 years ago
- FreeRTOS/lwIP (XAPP1026) for Xilinx Zynq devices using Vivado 2016.1. This port is compatible with Xilinx Vivado 2016.1 and was tested on…☆16Mar 28, 2017Updated 8 years ago
- SHA3 (KECCAK)☆18Jul 17, 2014Updated 11 years ago
- C and MATLAB implementation for LDPC encoding and decoding☆227Jan 18, 2026Updated last month
- verilog☆21Jun 26, 2023Updated 2 years ago
- Tools for working with the 802.11B scrambler when writing Packet-in-Packet exploits.☆20Sep 15, 2013Updated 12 years ago
- UART To SPI☆19Jul 17, 2014Updated 11 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆60Mar 15, 2024Updated last year
- Educational 16-bit MIPS Processor☆18Feb 16, 2019Updated 7 years ago
- 💎 A 32-bit ARM Processor Implementation in Verilog HDL☆27Mar 21, 2022Updated 3 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆24Nov 8, 2019Updated 6 years ago
- 5g ldpc codes☆125Mar 5, 2019Updated 6 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 9 years ago
- This repository contains a template AMP project for the Zedboard using VGA, FreeRTOS, LVGL and USB peripherals☆31Oct 12, 2023Updated 2 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆72Feb 19, 2026Updated last week
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆76Jun 2, 2024Updated last year
- ☆35Mar 10, 2021Updated 4 years ago
- Gaussian noise generator Verilog IP core☆32May 22, 2023Updated 2 years ago
- Hardware Assisted IEEE 1588 IP Core☆30Jul 17, 2014Updated 11 years ago
- GMSK调制和解调matlab代码☆15Apr 22, 2023Updated 2 years ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- The VianaNET project targets physics education. The software enables to analyze the motion of colored objects in life-video and video fil…☆12Jan 4, 2023Updated 3 years ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆34May 12, 2020Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆32Nov 6, 2018Updated 7 years ago
- Implementation of fLaC encoder/decoder for FPGA☆31Oct 31, 2018Updated 7 years ago
- Matlab implementation of polar codes for a BEC☆11Dec 1, 2017Updated 8 years ago
- Space Engineers LCD Image Generator using ReactJS☆11Jan 7, 2023Updated 3 years ago
- 最小和算法实现☆10Jul 12, 2020Updated 5 years ago