ultraembedded / core_sdram_axi4Links
SDRAM controller with AXI4 interface
☆94Updated 5 years ago
Alternatives and similar repositories for core_sdram_axi4
Users that are interested in core_sdram_axi4 are comparing it to the libraries listed below
Sorting:
- AMBA bus generator including AXI, AHB, and APB☆101Updated 3 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆120Updated 2 years ago
- AXI总线连接器☆97Updated 5 years ago
- An AXI4 crossbar implementation in SystemVerilog☆154Updated 3 weeks ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- ☆36Updated 9 years ago
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- AHB3-Lite Interconnect☆89Updated last year
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- ☆51Updated 2 years ago
- round robin arbiter☆74Updated 10 years ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- AHB DMA 32 / 64 bits☆55Updated 10 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆205Updated last year
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated this week
- Fully parametrizable combinatorial parallel LFSR/CRC module☆147Updated 3 months ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆123Updated last year
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago
- Basic RISC-V Test SoC☆128Updated 6 years ago
- ☆64Updated 9 years ago