ultraembedded / core_sdram_axi4Links
SDRAM controller with AXI4 interface
☆96Updated 5 years ago
Alternatives and similar repositories for core_sdram_axi4
Users that are interested in core_sdram_axi4 are comparing it to the libraries listed below
Sorting:
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- DDR2 memory controller written in Verilog☆77Updated 13 years ago
- UART -> AXI Bridge☆61Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆105Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆152Updated 5 months ago
- Generic FIFO implementation with optional FWFT☆59Updated 5 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- round robin arbiter☆74Updated 11 years ago
- PCIE 5.0 Graduation project (Verification Team)☆78Updated last year
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆39Updated 2 years ago
- An AXI4 crossbar implementation in SystemVerilog☆164Updated last month
- AHB3-Lite Interconnect☆90Updated last year
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- AXI DMA 32 / 64 bits☆116Updated 11 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆134Updated last year
- AXI Interconnect