ultraembedded / core_sdram_axi4
SDRAM controller with AXI4 interface
☆89Updated 5 years ago
Alternatives and similar repositories for core_sdram_axi4:
Users that are interested in core_sdram_axi4 are comparing it to the libraries listed below
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- AMBA bus generator including AXI, AHB, and APB☆99Updated 3 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆60Updated last year
- DDR2 memory controller written in Verilog☆76Updated 13 years ago
- RTL Verilog library for various DSP modules☆86Updated 3 years ago
- UART -> AXI Bridge☆60Updated 3 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆37Updated 2 years ago
- round robin arbiter☆71Updated 10 years ago
- AXI DMA 32 / 64 bits☆111Updated 10 years ago
- General Purpose AXI Direct Memory Access☆48Updated 10 months ago
- ☆60Updated 9 years ago
- AHB DMA 32 / 64 bits☆54Updated 10 years ago
- Generic FIFO implementation with optional FWFT☆56Updated 4 years ago
- AXI总线连接器☆97Updated 5 years ago
- An AXI4 crossbar implementation in SystemVerilog☆140Updated last month
- Open-source high performance AXI4-based HyperRAM memory controller☆69Updated 2 years ago
- ☆57Updated 2 years ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆60Updated 7 months ago
- ☆36Updated 9 years ago
- ☆47Updated 2 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆114Updated 2 years ago
- AHB3-Lite Interconnect☆87Updated 10 months ago
- AXI Interconnect☆47Updated 3 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆146Updated last month
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆67Updated 2 years ago
- Mathematical Functions in Verilog☆91Updated 4 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆164Updated 4 months ago