ucb-bar / riscv-benchmarksLinks
☆29Updated 9 years ago
Alternatives and similar repositories for riscv-benchmarks
Users that are interested in riscv-benchmarks are comparing it to the libraries listed below
Sorting:
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆190Updated 2 weeks ago
- CVA6 SDK containing RISC-V tools and Buildroot☆75Updated 3 weeks ago
- ☆189Updated last year
- Modeling Architectural Platform☆211Updated last week
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆316Updated last month
- Documentation for RISC-V Spike☆106Updated 7 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- A Chisel RTL generator for network-on-chip interconnects☆217Updated 2 months ago
- Advanced Architecture Labs with CVA6☆69Updated last year
- RISC-V Torture Test☆202Updated last year
- Comment on the rocket-chip source code☆179Updated 7 years ago
- Official repository of the Arm Research Starter Kit on System Modeling using gem5☆117Updated 4 months ago
- Championship Branch Prediction 2025☆61Updated 5 months ago
- SystemC/TLM-2.0 Co-simulation framework☆258Updated 5 months ago
- Wrapper for Rocket-Chip on FPGAs☆138Updated 3 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆201Updated 5 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆173Updated 5 years ago
- Repository containing the guide and code for booting RISC-V full system linux using gem5.☆55Updated 4 years ago
- A modeling library with virtual components for SystemC and TLM simulators☆172Updated this week
- A Fast, Low-Overhead On-chip Network☆232Updated last week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- RISC-V Virtual Prototype☆179Updated 10 months ago
- ☆150Updated 2 years ago
- Vector processor for RISC-V vector ISA☆129Updated 5 years ago
- Ariane is a 6-stage RISC-V CPU☆151Updated 5 years ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆35Updated last year
- RISC-V RV64GC emulator designed for RTL co-simulation☆235Updated 11 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆161Updated 2 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆251Updated 3 years ago