ucb-bar / riscv-benchmarksView external linksLinks
☆30Oct 24, 2016Updated 9 years ago
Alternatives and similar repositories for riscv-benchmarks
Users that are interested in riscv-benchmarks are comparing it to the libraries listed below
Sorting:
- ☆17Apr 16, 2024Updated last year
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Jan 21, 2024Updated 2 years ago
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆27Jun 7, 2021Updated 4 years ago
- RISC-V Matrix Specification☆23Dec 2, 2024Updated last year
- An Open-Source Tool for CGRA Accelerators☆30Sep 12, 2025Updated 5 months ago
- ☆39Jun 30, 2025Updated 7 months ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Aug 26, 2024Updated last year
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- example using the httpapi connection plugin☆11Sep 19, 2018Updated 7 years ago
- MCP22100 python driver☆11Dec 13, 2024Updated last year
- ☆10Jan 11, 2024Updated 2 years ago
- 「Chiselを始めたい人に読んで欲しい本」のサンプルコード用リポジトリ☆10Aug 26, 2021Updated 4 years ago
- ☆11Aug 4, 2022Updated 3 years ago
- Linux kernel source tree☆14Jun 25, 2025Updated 7 months ago
- 不围棋c语言实现，大一大作业，关键算法是判断围棋中的气☆10Aug 14, 2020Updated 5 years ago
- The purpose of the repo is to support CORE-V Wally architectural verification☆17Nov 11, 2025Updated 3 months ago
- ☆17Dec 16, 2025Updated last month
- Source code & scripts for experimental characterization and demonstration of 1) simultaneous many-row activation, 2) up to nine-input maj…☆11May 17, 2024Updated last year
- Perceptron-based branch predictor written in C++☆12Dec 14, 2016Updated 9 years ago
- ☆11May 30, 2024Updated last year
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 8 years ago
- Design and UVM Verification of an ALU☆10Jun 14, 2024Updated last year
- ☆11Jun 11, 2021Updated 4 years ago
- Dual-core 16-bit RISC processor☆11Jul 21, 2024Updated last year
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- AMD Software Development Kit 2.5 Sources☆10Feb 29, 2016Updated 9 years ago
- The open-sourced version of BOOM-Explorer☆45May 31, 2023Updated 2 years ago
- Documentation for RISC-V Spike☆105Oct 18, 2018Updated 7 years ago
- Software-based rasterization library☆11Jan 30, 2023Updated 3 years ago
- ☆11Jul 2, 2024Updated last year
- ☆13Oct 6, 2024Updated last year
- ☆15Feb 5, 2026Updated last week
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆26Aug 15, 2025Updated 5 months ago
- ☆14Feb 2, 2026Updated last week
- Part of paper: Massively Parallel Combinational Binary Neural Networks for Edge Processing☆12Jun 27, 2019Updated 6 years ago
- A Python package for creating and solving constrained randomization problems.☆17Oct 14, 2024Updated last year
- ☆48Dec 19, 2018Updated 7 years ago
- A simple trace-based cache simulator☆16Jan 3, 2025Updated last year